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"A ogni passo del suo cammino Siddharta imparava qualcosa di nuovo, poich e il mondo era trasformato
e il suo cuore ammaliato. Vedeva il sole sorgere sopra i monti boscosi e tramontare oltre le lontane
spiagge popolate di palme. Di notte vedeva ordinarsi in cielo le stelle, e la falce della luna galleggiare
come una nave nell'azzurro. Vedeva alberi, stelle, animali, nuvole, arcobaleni, rocce, erbe, ori, ruscelli
e umi; vedeva la rugiada luccicare nei cespugli al mattino, alti monti azzurri e diafani nella
lontananza; gli uccelli cantavano e le api ronzavano, il vento vibrava argentino nelle risaie. Tutto questo
era sempre esistito nei suoi mille aspetti variopinti, sempre erano sorti il sole e la luna, sempre avevano
scrosciato i torrenti e ronzato le api, ma nel passato tutto ci o non era stato per Siddharta che un veleno
emero e menzognero calato davanti ai suoi occhi, considerato con didenza e destinato a essere
trapassato e dissolto dal pensiero, poich e non era realt a: la realt a era al di la delle cose visibili. [...]
Bello e piacevole andar cos  per il mondo e sentirsi cos  bambino, cos  risvegliato, cos  aperto
all'immediatezza delle cose, cos  ducioso. [...]"
Hermann Hesse, SiddhartaSommario
Questo lavoro presenta il progetto di un ricevitore super-rigenerativo sincroniz-
zato, sviluppato in tecnologia CMOS 65 nm. Il ricevitore adotta una frequenza
operativa di 24 GHz ed  e progettato per raggiungere una velocit a massima di
2 Gbps, a partire da un minimo di 100 Mbps. La tecnica super-rigenerativa
viene impiegata per realizzare un ricevitore a bassa potenza, da utilizzare
nella comunicazione a breve distanza (1   10 m), e la simulazione dimostra
che, lavorando ad 1 Gbps, il ricevitore manifesta un rendimento energetico di
3:38 pJ=bit. Il diagramma a blocchi del circuito presenta tre blocchi principali:
l'LNA (Low-Noise Amplier), collegato all'antenna, che garantisce un S11 di
 19:62 dB a 24 GHz; l'oscillatore super-rigenerativo (SRO), che  e il cuore del
circuito; e l'oscillatore ad anello che viene utilizzato per generare il segnale
di quench che deve pilotare l'SRO. Teoria, metodi di progettazione e risultati
ottenuti sono ampliamente illustrati all'interno della Tesi.Abstract
This work presents the design of a synchronized super-regenerative receiver de-
veloped in 65 nm CMOS technology. The receiver is working with an operating
frequency of 24 GHz and it is projected to achieve a maximum data bit rate of
2 Gbps, starting from a minimum of 100 Mbps. The super-regenerative tech-
nique is used to realize a low power receiver for short-range distance (1 10 m),
and the simulation shows that working at 1 Gbps the receiver has an energy
eciency of 3:38 pJ=bit. The block diagram of the circuit presents three main
blocks: the LNA (Low-Noise Amplier), connected to the antenna, which
guarantees an S11 of  19:62 dB at 24 GHz; the Super-Regenerative Oscilla-
tor (SRO), which is the heart of the circuit; and the Ring Oscillator which is
used to generate the quench signal that has to drive the SRO. Theory, design
methods and nal results are fully explained inside the Thesis.Contents
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viiChapter 1
Introduction
At the beginning of April 2010, during my Education Abroad Program at the University of
Santa Barbara, in California, I started to work on my Master Thesis under the supervision
of Prof. Patrick Yue, of the ECE Department. During my Master in Electrical Engineering
I got really interested about RF design. The rst class that I took it was in Italy, at my
own University of Padova, with my ocial supervisor for this Master Thesis, Prof. Andrea
Bevilacqua. The class was called Analog-Integrated Circuit Design. Then, during my experience
in the United States, I had the possibility to follow two classes in Communication Electronics,
and in one of these I met Prof. Yue, who became my American supervisor for this Master
Thesis. He proposed to me to work on a particular kind of receiver, using the super-regenerative
technique. We are talking about a receiver which is designed to work in the short-range wireless
area (1   10 m). The super-regenerative technique is a really nice method to increase the
data bit rate, that is the number of bits received per second, still maintaining a really low
power consumption. Prof. Yue, in particular, gives to me the possibility to work on it using
the IBM10LP technology, which employs the 65 nm CMOS process, working in the 24 GHz
frequency band. There was a belief that it would have been possible to realize a receiver capable
to work at 1 Gbps, and dissipating less than 10 pJ per bit (the energy per bit is a fundamental
concept in the Communication area). Before me, already another student, Kung-Hao Liang, in
collaboration with Luis Chein, had worked on this project [16]. They used the 60 GHz frequency
band, but the best obtained performance was around 200 Mbps, with an energy of 50 pJ=bit.
Thus, for my work, I started considering their circuit conguration, adding then some changes.
And, just to have a little anticipation in the introduction about my results, after ve month of
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work I was able to project a synchronized super-regenerative receiver with a maximum working
frequency of 2 Gbps; and perfectly in agreement with the initial expectations, working at 1 Gbps,
my circuit was dissipating just 3:4 pJ=bit.
The Thesis has been organized in this way:
 the introduction is dedicated to the description of possible marketing areas for this kind
of receiver, and to focus the attention on some fundamental problems that are coming out
using a short-channel device which works at really high frequency;
 in the second chapter I spent time to describe the theory that is important to read to
comprehend:
{ what is the super-regenerative technique;
{ what is the dierence between asynchronous and synchronous operating mode;
{ what are the dierent boxes which form the block diagram of the receiver and how
they work.
 in the third chapter I illustrated how, each block of the circuit, has been projected starting
from the theory;
 in the forth chapter I wrote down the results I got, and in particular I tried to focus the
attention on the main problems that I found building my circuit;
 in the last chapter there is the conclusion.
1.1 Short-range wireless links
The kind of receiver that will be presented in this Master Thesis it is a low power receiver for
short-range distance (1   10 m) which works in the 24 GHz frequency band. It has an energy
eciency of 3:38 pJ=bit, working with a bit-rate of 1 Gbps. It is a receiver able to capture
and amplify a really fast AM (Amplitude-Modulated) signal that is coming from a pretty near
source, that could be installed inside the same room or, if we talk about body area networks,
on the human body. In these applications, where there is usually a device which is supplied by
a battery, it is fundamental to dissipate a little power, increasing the battery lifetime.1.1. Short-range wireless links 3
For the marketing area, some important new application elds need to be cited, for example:
WiGig short-range WiFi, wireless HDMI and, in the medical eld, Wireless Body Area Network.
[1][2][3]
In the WiGig area there are two associations that are working on the project: Wireless
Gigabit Alliance and Wi-Fi Alliance; and there will be probably necessary at least a couple of
years to have this technology available. WiGig will be able to become the new standard for the
Wi-Fi connections, transferring data with a bit-rate in a range between 1 Gbps until a maximum
of 7 Gbps. This means that it will be possible to transfer an high denition video in streaming
from a computer to a television without HDMI cable. To make it possible, this two associations
are working in a new transmission band of 60 GHz. Nowaday the typical Wi-Fi speed is around
150 Mbps using the standard 802:11n, so it means that with WiGig it will be possible to transmit
the same data more than 6 times faster. The major companies that are working in this project
are: Broadcom, Cisco, Dell, Intel, Microsoft, NEC, Nvidia, Nokia e Samsung.
Wireless HDMI (High Denition Multimedia Interface) technology is instead available since
2003. HDMI is a digital audio and video interface that is capable to transmit uncompressed
streaming data. The wired counterpart connects two digital video and audio components, like
DVD player and a High Denition television. Wireless HDMI is just the same thing but without
wire. The transmitter is a little black box, the size of a laptop that will likely get smaller as the
technology improves. Data are sent from the transmitter through the airwaves to the receiver
where the video and audio are decompressed and then sent through the HDMI port to the
displaying device. Wireless HDMI transmits data at 3 Gbps. The transmitter compresses data
with an impression compression standard base on JPEG algorithm technology, which is used for
compressing images for a wide variety of uses from medical images to personal pictures. The
receiver and transmitter in the wireless HDMI system will not need a straight line of sight. In
fact, they can be in dierent 
oors or dierent rooms and still capable of beaming data to each
other. Both devices typically must be within 5 m. An UWB adapter can be used to widen that
distance up to 31 m.
Finally, another important application for this kind or receiver could be the Wireless Body
Area Network (WBAN). This is the application of wearable computing devices. A wireless com-
munication between several miniaturized Body Sensor Units (BSU) and a single Body Central
Unit (BCU) worn at the human body. The Body Area Network eld is an interdisciplinary
area which could allow inexpensive and continuous health monitoring with real-time updates of4 1. Introduction
medical records via Internet. Implanting very small bio-sensors inside the human body in order
to monitor the patients' health status no matter their location. Information are transmitted
wirelessly to an external processing unit and this device will instantly transmit all information
in real time to the doctors throughout the world. If an emergency is detected, the physicians will
immediately inform the patient through the computer system by sending appropriate messages
or alarms. The main applications of BANs are expected to appear primarily in the healthcare
domain, especially for continuous monitoring and logging vital parameters of patients suering
from chronic diseases such as diabetes, asthma and heart attacks.
1.2 IBM10LP 65 nm CMOS Technology
The technology that has been used to design the super-regenerative receiver is the IBM10LP
65 nm technology.
When a new technology has to be studied for the rst time, you do not have a lot of
information about its technological parameters, so, the rst thing to do is to plot the gures of
merit of the CMOS devices, which can give many useful information about the characterization
of their performance. Usually, power consumption and band of an amplier are the two most
important items to take in account. Talking about CMOS devices that dissipate a little power
and work at high speed, it is always related to the density current which is biasing them. The
density current depends by the size of the device (and when the length L is constant, the width
W becomes the parameter we need to consider) and by the bias current that is 
owing through
it. Because of the main task of a CMOS device is to amplify a signal, also what is its maximum
transit frequency becomes fundamental. fT, is the maximum operating frequency where the
device can still amplify in current, and it is extrapolated putting the load shorted and nding
the value of frequency where the current gain is one. Working at higher frequencies, in fact, the
parasitic elements of the device, and in particular Cgs and Cgd, become relevant; their impedance
goes down and this fact kills the gain of the transistor.
For the huge amount of problems that are coming out working at high frequency (24 GHz),
and using device with a really short channel (65 nm), it is fundamental to write down a brief
description of the equations which try to described these phenomena.
Two phenomena play a key role in the short-channel devices: mobility degradation and
velocity saturation [4]. Fig.1.1 represents the motion of an electron inside the channel of a1.2. IBM10LP 65 nm CMOS Technology 5
transistor.
Figure 1.1: Motion of an electron under the in
uence of lateral eld Ey and vertical eld Ex.
Mobility Degradation
This eect aects also long-channel transistors, but it is a more serious limitation for short-
channel devices. It is related to the x-directed gate oxide elds (the electric eld that is or-
thogonal to the gate, Ex) which is higher in short-channel transistors because the power-supply
voltage is not scaled as much as suggested by constant-eld scaling when the gate-oxide thickness
is reduced. The drain current in a MOSFET is carried by a mobile-charge density Qn that is
moving in a region near the surface under the in
uence of varying elds. The electrons are scat-
tered by collision with the interface as well as with charged acceptor sites and thermal phonons.
It is impossible to write down an exact theory to describe this phenomenon but some approxi-
mations have been done and the empirical equation that can represent the mobility degradation
for the mosfet is
eff =
0
1 + (Eeff=E0)v (1.1)
where 0, E0, and v are all tting parameters. Eeff is, instead, the average x-directed eld
experienced by all the mobile carriers at the MOS surface. In Fig.1.2 there is the drain-current,
ID, due to the mobility degradation. The dotted line represents the ideal evolution of the current
increasing VG, while the thick line is the real one.6 1. Introduction
Figure 1.2: ID   VG characteristics.
Velocity Saturation
This phenomenon is related to the applied eld in the direction of carrier drift (the y-direction
for the MOSFET channel, Ey). When high elds are applied, carrier velocities approach a
limiting value. At lower elds, the velocity is t by an equation of the form
v =
effE
1 + E=Esat
E < Esat (1.2)
while for elds greater than the saturation eld Esat, the velocity becomes constant
v = vsat E > Esat (1.3)
The parameter Esat is determined by solving for the eld at which v = vsat and it becomes
Esat =
2vsat
eff
(1.4)
E represents the y-direction eld and and it can be also written as
E =
VDS
L
=
VGS   VT
L
(1.5)
So, taking  = 1=(EsatL) for the velocity (1.2) there is the following equation:
v =
eff
VDS
L
1 + VDS
(1.6)1.2. IBM10LP 65 nm CMOS Technology 7
And using this kind of equation inside the common equation of the drain current of a MOSFET,
in velocity saturation conditions, ID can be written as:
ID =
effCox
2
VGS VT
L
1 + (VGS   VT)
W(VGS  VT) =
effCox
2
1
1 + (VGS   VT)
W
L
(VGS  VT)2 (1.7)
And for the short-channel, where
VGS   VT
L
 1 (1.8)
ID becomes, using eq.(1.4) and (1.7)
ID =
effCoxW
2
(VGS   VT)Esat = CoxW(VGS   VT)vsat (1.9)
In velocity saturation, the output current is
 independent of L
 a linear function of (VGS   VT)
In silicon, typical values for the velocity saturation are:
eff  0:07
m2
V s
Esat  106V
m
vsat  105m
s
(1.10)
Fig.1.3 illustrates how the velocity saturates increasing the Ey.
Figure 1.3: Electron velocity vs. Ey.
1.2.1 MOSFET Small-Signal AC Model
[5] To understand how complex a small-signal AC model for a MOSFET becomes, the operating
frequency as to be increased, take a look to Fig.1.4 . This model can be considered valid8 1. Introduction
for frequencies that are below 1 GHz; at 24 GHz the model should be even more complex.
Comparing with the simplest small-signal AC model, where Cgs is the only considered parasitic
capacitance, here there are many others that are playing an important role in the transistors
performance, in particular: Cgd, Csb, Cgb, and Cdb. The last two, it is easy to see, can turn o the
Figure 1.4: MOSFET Small-Signal AC Model below 1 GHz operating frequency.
transistor, taken the gate-voltage and the drain-voltage to zero. Csb, instead, is responsible for
the body eect. When VSB > 0 the threshold voltage of the device increases and for the same
applied VGS, the transconductance gm gets smaller. This fact is represented adding another
transconductance gmb which is opposite to gm. Cgd, at the end, at high frequency, generates a
feedback between the output and the input of the transistor. Because of the Miller eect, it can
be represented in parallel with Cgs with a value equal to Cgd(1 Av), where Av in the inverting
voltage gain of the transistor. Thus, it becomes responsible, at high frequency, of the increasing
of the input capacitance of the transistor. Using the simplied model in Fig.1.5, we obtain for
fT the following expression:
fT =
gm
2(Cgs + Cgd)
when
 
 
ID
IIN
 
  = 1 (1.11)
Starting from eq.(1.9), we know that the transconductance gm can be calculated as
gm =
dID
dVDS
= WCoxvsat (1.12)
Thus, using eq.(1.4) and (1.11) the transit frequency fT, can be rewritten as1.2. IBM10LP 65 nm CMOS Technology 9
Figure 1.5: Unity Current Gain Frequency, fT.
fT =
gm
2(Cgs + Cgd)

gm
2Cgs
=
WCoxvsat
(2)

2
3
WLCox
 =
1
2
3
2
vsat
L
=
1
2
3
4
Esat
L
(1.13)
Another important parameter to consider is fmax that, in presence of input and output matching
for the device, represents the frequency at which the maximum power transfer, Gmax, is equal
to one. It can be shown in eq.(1.14) that:
jGmaxj = 1  ! fmax 
s
fT
8RgateCgd
(1.14)
An important element appears inside eq.(1.14), the gate resistance Rgate. At low frequency it
does not matter, because Cgs represents an open-circuit; but working in the RF design, where
the parasitic capacitances start to have a fundamental role, also the parasitic resistances come
out and have to be considered in the model. Thus, the RF model for the MOSFET becomes
the one that is shown in Fig.1.6a. Rgate represents the eective gate resistance, and it can be
split into two other parasitic resistances, Rpoly and Rch.
Rgate = Rpoly + Rch (1.15)
Fig.1.6b shows where these two parasitic resistances come from. Rpoly is the distributed gate
electrode resistance and it can be estimated as
Rpoly =
1
3
poly
W
n2L
(1.16)
where poly is the resistivity of the gate electrode, W and L the dimensions of the device, and
n the number of ngers. Rch, instead, is the channel induced gate resistance, and it can be10 1. Introduction
(a) Model (b) Eective Gate Resistance
Figure 1.6: RF Model for MOSFET
calculated as
Rch =
1


VDsat
IDS
k
qL
kTeffWCox

(1.17)
where  is a tting parameter which takes in account for distributed eects and it swings between
12 and 15. VDsat is the drain saturation voltage and it is related to Esat in the following way
VDsat =
EsatL(VGS   VT)
EsatL + (VGS   VT)
(1.18)
and it converges to (VGS  VT) when Esat becomes very large. q is the charge, 1:60210 19 C;
k is the Boltzmann's constant, 1:38  10 23 J=K, and T is the temperature in Kelvin.
Rs and Rd are, instead, the parasitic resistances of source and drain respectively. Finally,
Rsubs and Rsubd represent the lumped substrate resistors.
Using the model to simulate the device in Cadence, Rs, Rd and the two Rsub are already
included. The standard values for this resistances, for this CMOS technology, are usually:
Rs  2 
 and Rsub  100 
. For the gate resistance instead, sometimes the model does not
include it. For example in the IBM10LP technology Rg is not taken in account in the model,
and in the simulation it is necessary to add an external resistance, of about 2  3 
, to consider
it. A smart method to verify the presence or the absence of it in the model, is to plot Gmax. As
it is shown in eq.(1.14), if Rgate = 0, fmax goes to innity, so it means that Gmax will be always
above 1.
An important design rule, to minimize Rgate in RF MOSFETs, is to make a multi-nger
layout, at the expense of more parasitic capacitance. Typical nger width for 0:25 m device
ia about 5 m, for 0:13 m device is 2:5 m; so, in my project, for 65 nm device I used ngers1.2. IBM10LP 65 nm CMOS Technology 11
1 m wide. As it is shown in eq.(1.16), Rpoly scales with 1=n2, instead, Rch is independent on
n.
Equivalent Circuit Parameters for MOSFET in Terms of Y-Parameters
As, in the previous section, the device is considered when is working in saturation region.
Consider the model in Fig.1.4, taking also in account the parasitic resistances, and using the
Y -parameters, a new model for the RF MOSFET can be extrapolated, which is shown in Fig.1.7.
In the Tab.1.1 there is the list of the 6 equations that can be plotted in Cadence to have an idea
of how the 6 device parameters change in the frequency domain.
Input Resistance: Rin = <

1
Y11

Input Capacitance: Cin =
@
@!
2
6
6
4
1
=

 1
Y11

3
7
7
5
Output Resistance: Rout =
1
<(Y22)
Output Capacitance: Cout =
@
@!
[=(Y22)]
Transconductance: gm = <(Y21) Feedback Capacitance: Cfb =
@
@!
[=( Y12)]
Table 1.1: Circuit Parameters for MOSFET in terms of Y -Parameters
Figure 1.7: MOSFET model in terms of Y -Parameters.12 1. Introduction
1.2.2 Device characterization for the IBM10LP technology
After this introduction, there is an idea of the huge amount of problems that come out designing
a circuit in the radio-frequency domain. At low frequency, in the kHz range, all the parasitic
elements are hidden inside the device. They do not play any role in the operating behaviour of
the device and so there are a lot of pretty useful formula that can be used. Instead, when the
frequency goes up, formula start to have a marginal role, because there are too many phenomena
and parasitic elements that come up. At this point it is still important to have some easy formula
to relate with, but the simulator becomes fundamental. This is why it is so important to test a
device alone, plot some graphs, and do a rst characterization of it, before starting the actual
project. The same analysis should be done for both N- and P-MOSTFET.
For all the plots that will be shown, a 1 nger device with W = 1 m and L = 60 nm is
used. With this technique, the current and the density current assume the same value, and so
I could plot some important graphs in function of the density current which is the parameter
which help to characterize a transistor, and not the current itself. The supply voltage for these
testing simulation, and for the project in general it will be 1 V . The rst plots to draw are ID vs.
VGS, and ID vs. VDS (Fig.1.12 - 1.13). These plots can show the threshold voltage magnitude
is about Vth = 350 mV for both the devices. Using then the circuit conguration in Fig.1.8,
other plots are: gm vs. Iden (Fig.1.9), and fT vs. Iden (Fig.1.10), where the density current is
Iden = Ix=W. These two plots help to understand what is the optimal bias current density to
use. From Fig.1.9 it is possible to see that curves have a saturation point. There is a "limit"
after that gm becomes insensitive on the density current. It implies that the device is in velocity
saturation, so, keeping increasing the drain current, maintaining W constant, gm will remain
constant the same and the device will dissipate more power for nothing (not power ecient).
The goal is to work at an Iden where @gm=@Iden > 1, and this happens when for the N-MOSFET
Iden < 216 A=m, and for the P-MOSFET Iden < 123 A=m. In Fig.1.14, a zoom-in of gm
vs. Iden has been done in the interested region. These two plots has been the most useful for
design of the circuit. They are fundamental to decide how much big devices have to be. The
equation of gm in Fig.1.14 can be simplied as
gm =
r
2effCoxW
L
Ix = W
r
2effCoxW
L
Iden (1.19)
i.e. if for a particular Iden, W = 20 m, just multiplying 20 times the value of gm that is mapped1.2. IBM10LP 65 nm CMOS Technology 13
Figure 1.8: Circuit conguration to extrapolate the gures of merit.
in Fig.1.14 permits to obtain the new searched value.
From Fig.1.10, the transit frequency saturates at 175 GHz for the N.MOSFET, and to
125 GHz for the P-MOSFET.
Moreover, knowing Iden and gm, from Fig.1.15, the value of Vgs to apply can be extrapolated.
Finally, taking the same devices, and putting Vgs = Vds = 1 V , it can be calculated in
Cadence the value of each equation, in Table 1.1, assumes at 24 GHz. Rin is 0 because, in the
IBM10LP model, the gate resistance has not been included. In Table.1.2 there are the results.
Device Rout Cin Cfb Cout gm
N-MOSFET 5:94 K
 0:88 fF 0:22 fF 0:51 fF 895:4 S
P-MOSFET 8:31 K
 0:84 fF 0:25 fF 0:56 fF 468:3 S
Table 1.2: Circuit Parameters to include in Fig.1.7 for IBM10LP technology, at 24 GHz
The last plot that is useful to see is plotted in Fig.1.11. It shows that when the frequency
is smaller than 100 GHz, for both the devices, gm maintains a constant value. So, during the
design, the DC value for gm, given by Cadence can be trusted, because it is pretty similar to
the gm value at 24 GHz.14 1. Introduction
(a) N-MOSFET (b) P-MOSFET
Figure 1.9: gm vs. Iden
(a) N-MOSFET (b) P-MOSFET
Figure 1.10: fT vs. Iden
(a) N-MOSFET (b) P-MOSFET
Figure 1.11: gm vs. Frequency, VGS = VDS = 1V1.2. IBM10LP 65 nm CMOS Technology 15
(a) ID vs.Vgs
(b) ID vs.Vds
Figure 1.12: N-MOSFET: a) ID vs. VGS with VDS 2 [0:5V; 1V ] step 0:1V ; b) ID vs. VDS with
VGS 2 [0:5V; 1V ] step 0:1V .16 1. Introduction
(a) ID vs.Vgs
(b) ID vs.Vsd
Figure 1.13: P-MOSFET: a) ID vs. VGS with VSD 2 [0:5V; 1V ] step 0:1V ; b) ID vs. VSD with
VSG 2 [0:5V; 1V ] step 0:1V .1.2. IBM10LP 65 nm CMOS Technology 17
(a) N-MOSFET
(b) P-MOSFET
Figure 1.14: gm vs. Iden - zoom in18 1. Introduction
(a) N-MOSFET
(b) P-MOSFET
Figure 1.15: Vgs vs. IdenChapter 2
Theory and System Architecture
Design
2.1 Super-regenerative receiver (SRR)
[9][13] Integrated Circuits (IC) designers are favoured by the fact that the incremental cost of
a transistor is essentially zero. This has given liberty with a large number of devices that are
prevailing today. Not a long time ago when the economics of circuit design were fundamentally
based on the number of device counts, often the designer was restricted by the relatively ex-
pensive active device to try to get blood from a stone. It is amazing that in the early 1920s,
Edwin Armstrong devised a super-regenerative receiver circuit using few components that trade
lot of gain for bandwidth, contrary to the conventional wisdom that gain and bandwidth should
trade o more or less the directly. The number reduction of device components is not only
cost-eective, but also improves reliability.
The characteristics of the super-regenerative receiver to generate large-signal gain at very
low bias currents and the ability to operate above the cut-o frequency (fT) of the RF device
make it attractive and the preferred architecture for integrated ultra-low power wireless receiver.
Fig.2.1 depicts a 1940's 500 MHz SRR, which is bulky and require manual calibration, but
the circuit operates above the device ft, which was an astonishing accomplishments in those
days.
The phenomenon of the super-regenerative detection has been the main focus research, and
it is still an open issue despite signicant gains in practical experience and modern CAD tools
1920 2. Theory and System Architecture Design
Figure 2.1: A 1940's 500-MHz Super-regenerative receiver
for design. The SRR circuits uses just a few components, and its basic design is simple, but
detailed analysis is complex, due to the time varying and non-linear characteristics of the receiver
circuit. Super-regenerative receivers have been used for many decades, and are still manufactured
in large quantities for short-distance data exchange. Although an SRR has advantages of high
gain, simplicity, low cost, low power consumption and constant demodulated output over a wide
range of input signal levels, it has also drawbacks of inherent frequency instability.
Fig.2.2 shows the typical block diagram of a super-regenerative receiver, which consists of
a matching network, an isolation amplier, an amplier with time varying loop gain and a
bandpass feedback network forming a regenerative oscillator.
Figure 2.2: A typical block diagram of super-regenerative receiver (SRR).
The buer amplier between the antenna and the SRO (super-regenerative oscillator) per-
forms the following functions: it reduces the RF leakage of the oscillation signal to the antenna,
it provides an input match to the antenna via the passive matching network, and it injects the
RF input signal current into the oscillator tank without adding signicant loading to the SRO.
The time varying nature of the loop gain is designed such that the SRO transconductance pe-2.1. Super-regenerative receiver (SRR) 21
riodically exceeds the critical values of the transistor transconductance gm necessary to induce
instability. Consequently, the SRO periodically starts up and shuts o. The periodic shut down
of the SRO is called "quenching".
The start-up time of a SRO (the time from enabling the oscillator until it reaches its satu-
ration voltage Vsro) can be described by:
trise = rise log
2
4 Vsro q
v2
n
3
5 (2.1)
Where  is the time constant of the exponentially increasing oscillation envelope, Vsro is the
zero-peak RF voltage of the saturated oscillator, and vn is the thermal noise generated due to
the resonator tank and active device.
From (2.1), the start-up time of the SRO is dependent on the instantaneous noise in the
resonator, when the SRO loop gain is unity (at the onset oscillation).
Fig.2.3 exhibits the start up of the SRO in presence of thermal noise. Observing that the
start up time is very sensitive to low-level signals in the SRO tank, it becomes obvious that this
mechanism can be used to amplify any RF input signal.
Figure 2.3: A typical start-up transient of SRO circuit in presence of thermal noise.
Although the conceptual block diagram of the SRR is of a compact size, power ecient and
uses small device counts, the design methodology is not well dened, which leads to a "cut and
try" approach, based on results obtained from the simplied model. Moreover, the compact size
of the SRR implies a small antenna, with poor eciency that degrades the sensitivity of the
receiver. To achieve reasonably good performance, a high sensitivity is required that con
icts
with the circuit design requirements for low power consumption.
Fig.2.4 shows a typical SRR circuit that consists of the following basic modules: antenna,
LNA (low noise amplier), SRO (super-regenerative oscillator), QO (Quench oscillator), ED22 2. Theory and System Architecture Design
(envelope detector), and LPF (low-pass lter). The working principle is based on a repeated
build up and decay of the self-oscillations in a SRO whose frequency is near or equal to the
RF signal frequency intercepted by antenna. As illustrated, the RF signal is intercepted by
Figure 2.4: Detailed block diagram of the SRR.
the antenna and injected through the LNA into the SRO module. [10] The main objective of
the LNA module is to facilitate the impedance matching with the antenna, guaranteeing the
maximum power transfer into the SRO module. The LNA module optimize the noise gure,
and in addiction, provides isolation, minimizing the power injected back into the antenna due
to the building-up of the self-oscillations by SRO module. The gain of the SRO is periodically
varied by QO signal (fq) for sampling the RF signal at the point of maximum sensitivity. The
start-up time of the SRO's self-oscillations is proportional to the amplitude and frequency of the
RF signal received through the antenna. The Ka(t) loop is used to stabilize the amplitude of the
vE by adjusting the bias current thereby enhancing the receiver's input dynamic range. Finally,
the demodulation is performed by rectifying the self-oscillation voltage v0 and then ltering the
envelope voltage vE by the BPF.2.2. Low-Noise Amplier (LNA) 23
2.2 Low-Noise Amplier (LNA)
2.2.1 Simplied analysis
[5][11][12] The rst stage of a receiver is typically a low-noise amplier (LNA), whose main
function is to provide enough gain to overcome the noise of subsequent stages. Hence, low
noise gure and high gain are critical LNA performance parameters; in portable applications,
low power dissipation is also essential. LNA design involves trade-o among linearity, input
matching and power dissipation. The basic common-source LNA circuit is widely used in CMOS
RF IC design and the CS-LNA conguration is currently popular because of its superior noise
performance; i.e., the inductive degeneration is ideally noiseless and the RF input signal is pre-
amplied by the input-matching series resonant network. The complete schematic of the 24-GHz
LNA that I used in my project is depicted in Fig.2.5. The method employed here is the inductive
Figure 2.5: Complete schematic of the 24-GHz LNA.
source degeneration. Lg, Ls and Ltank are implemented with an internal series resistance which
takes in account losses in the component. Rgate instead is a resistance that has been added
during the simulation in Cadence to take in account losses in the gate of the mosfet Mn1, whose
were not considered in the IBM model. Adding Cf in shunt to the parasitic Cgs of Mn1 gives
more degrees of freedom to design the LNA input matching network. Ctank, at the same time,24 2. Theory and System Architecture Design
let me adjust the resonant frequency of the LNA without having to use a huge inductor Ltank.
Rbias is a big resistance which has to make the output impedance of the bias circuit really high
and neglectable in the LNA input matching network design. Cascoding Mn2 is used to reduce
the intersection of the tuned output with the tuned input, and to reduce the eect of the gate-
drain capacitance of Mn1. Lg, Ls and Cgs are chosen to provide the desired input resistance.
Obviously at the input and at the output of the LNA two blocking capacitances, CBL1 and
CBL2, will be added. Their value will be the maximum value available for the technology that
will be used. In this way they will not in
uence the input matching network in the operating
frequency.
Input Matching
The simplied version of the LNA small-signal model is shown in Fig.2.6. It will help to extrap-
olate some basic and useful formulas for input matching and noise. To simplify the analysis,
Figure 2.6: Narrowband LNA with inductive source degeneration.
we can consider a device model that includes only a transconductance and a gate-source capac-
itance, and where Lg and Ls do not contain any parasitic resistance. In this case, it is not hard
to show that the input impedance can be written as:
Zin = s(Ls + Lg) +
1
sCgs1
+
gm1
Cgs1
Ls  s(Ls + Lg) +
1
sCgs1
+ !TLs (2.2)
Hence, the input impedance is that of a series RLC network, with a resistive term that is
directly proportional to the inductance value. And in the context of low-noise ampliers, we
actually seek to enhance this eect, creating a resistive input impedance without the noise of2.2. Low-Noise Amplier (LNA) 25
real resistors. However, this approach has the undesirable side eect of degrading high-frequency
gain. Considering this model, Zin is specied by choosing Ls and Lg to resonate with Cgs1 at
the operating frequency with (gm1=Cgs1)Ls set to 50
. The associated quality factor is:
Q =
1
2!0Cgs1Rsource
> 1 (2.3)
Gain
The eective trasconductance of the LNA stage is:
Gm = gm1Q =
gm1
!0Cgs1(Rsource + !TLs)
=
!T
!0Rsource

1 + !TLs
Rs
 (2.4)
and when the input is matched to Rs, it becomes:
Gm =
1
2Rsource

!T
!0

=
1
2Rsource

fT
f0

(2.5)
In RF systems Rsource is usually equal to 50
. Note the Gm depends only on the ratio of fT to f0
and it is independent of the MOSFET small-signal trasconductance gm1. The transit frequency
fT is usually 5   10 times bigger than the signal frequency f0, therefore, the common-source
LNA provides high gain.
The nal gain for the LNA results:
Av  gm1QRtank (2.6)
Noise Figure
The major advantage of the common-source amplier with inductive degeneration is that the
resistive input impedance is noiseless, unlike other topologies where a noisy resistor is added in
the signal path to create a 50
 terminating impedance. The noise factor of this topology is:
F =
i2
n;out
i2
Rsource
= 1 +



1
Q

!0
!T
"
1 +
2
5

(1 + Q2) + 2jcj
s
2
5

#
(2.7)
With:
i2
Rsource =
4kTf
Rsource
(2.8)26 2. Theory and System Architecture Design
i2
d = 4kT
gd0f (2.9)
i2
g = 4kTggf (2.10)
Q =
1
!0Cgs1Rsource
(2.11)
igi
d = c
q
i2
gi2
d (2.12)
where c = j0:395, , 
, and  are bias-dependent parameters, and !0 and !T are the operating
and unity current gain frequencies, respectively. From (2.7), noise in the LNA is formed by
Figure 2.7: Small-signal circuit for noise gure analysis of CS-LNA.
three factors: channel noise, gate noise and correlated noise. Increasing Q of the input resonant
circuit reduces the contribution of channel noise. In contrast, gate noise is enhanced by the Q
factor. Hence, there exists an optimum Q that minimizes the noise gure. For a given overdrive
and fT, the optimum values are:
Fmin = 1 +




!0
!T

22
5

Qopt (2.13)
Qopt =
s
1 + 2jcj
r
5

2 +
5

2 (2.14)
To achieve a high fT, minimum channel length is used. Knowing the optimum Q value for
minimum noise gure, the optimum width of the device is then easily determined.
2.2.2 Accurate analysis
If we consider Fig.2.5 and we also take in account the parasitic resistance of Ls and Lg the
formula for the input matching becomes a little bit dierent. The following equation is the one2.2. Low-Noise Amplier (LNA) 27
I used to design the LNA.
Zin = s(Ls + Lg) +
1
s(Cgs1 + Cf)
(1 + gm1Rs) +
gm1
Cgs1 + Cf
Ls + Rs + Rg + Rgate (2.15)
where Rs and Rg are the parasitic series resistances of Ls and Lg respectively.28 2. Theory and System Architecture Design
2.3 Super-regenerative oscillator (SRO)
2.3.1 Super-regenerative Modes
[13] Fig.2.8 shows the two typical operation modes for the SRR: detector output in the lin-
ear mode, detector output in the logarithmic mode and RF input signal. The linear mode is
Figure 2.8: Super-regenerative Modes.
described by a linear relationship between the amplitude of the RF input signal and the am-
plitude of the demodulated output. In this mode, SRO does not reach its steady state during
the quench period, due to a high quench frequency and/or a low start-up current. However, the
typical operation is made of a combination of the both modes; hence, it is dicult o predict an
exact mode of SRO operation. In the linear mode, the oscillation amplitude is measured before
the oscillator reaches saturation providing a high independent gain.
As depicted in the linear mode, the samples envelope is much larger in the presence of the RF
input signal. Notice that, in this mode, the oscillator is disable after the amplitude is measured.
Thus, in the linear mode, the oscillator never reaches saturation.
A logarithmic mode is described by a logarithmic relationship between the amplitude of the
RF input signal and the amplitude of the demodulated output characterizes the logarithmic
mode. In this mode the SRO reaches its steady state amplitude at each quench cycle, due to
a low frequency and/or a high start-up current; therefore, a reduction in the dynamic range of
the demodulated output is due to the logarithmic compression of the signal. In the logarithmic
mode, however, the oscillator is allowed to saturate during each cycle. The detector circuitry2.3. Super-regenerative oscillator (SRO) 29
senses the area under the oscillation envelope, providing a signal dependent gain. As shown
for the logarithmic mode, the area under the saturated oscillation envelope is increased in the
presence of an RF input, resulting from the decrease oscillator start-up time in this condition.
So one important dierence between the two modes is that the logarithmic mode provides
an inherent automatic gain control.
2.3.2 Analytical Model of the super-regenerative receiver for the Linear
Mode
[9][10] Before starting with the detailed description of the theory, which will try to give a
mathematical explanation of the super-regenerative phenomenon, it is convenient to anticipate
the parameters that will be used (Fig.2.9 and 2.10 can help to visualize the shape of the functions
that are going to be listed):
1. Feedforward Gain: Factor K0 is the gain provided by the selective network at the
resonance frequency. It represents the open-loop gain of the super-regenerative oscillator,
i.e., the one provided when the feedback amplier remains inactive.
2. Sensitivity Curve: s(t) is a normalized function that, for t = 0, takes the maximum
value of unity, and decreases toward zero as time separates from t = 0. The decrease of
this curve is quite fast, due to its exponential dependence on t. In practical receivers, the
value of this function becomes practically null in an environment relatively close to the
origin, t = 0. The shape of s(t) is determined mainly by the environment of the zero-
crossing of &(t). A slow transition will provide a wide sensitivity curve, whereas a fast one
will generate a narrow curve.
Both the regenerative gain and the frequency response depend on the product pc(t)s(t).
In this way, the sensitivity curve acts as a function which weights the incoming envelope
pc(t); the values of pc(t) near t = 0 will be taken into account, whereas those close to ta tb
will be irrelevant. The instant t = 0 can be considered the instant of maximum sensitivity.
3. Regenerative Gain: Kr is also called the slope or step factor in the literature, depending
on the type of quench applied. It takes in account the contribution of dierential portions
of the input signal envelope, each one weighted by the sensitivity curve. This gain depends
on the product pc(t)s(t). If pc(t) or s(t) is narrow, the regenerative gain will be small.30 2. Theory and System Architecture Design
Instead, if both of those are wide, the regenerative gain will be large.
4. Super-regenerative Gain: Ks is related with the exponential growth of the oscillation
and is the most signicant amplication factor. It is determined by the area enclosed by
the negative portion of the damping function.
5. Frequency Response: It is the normalized Fourier transform of pc(t)s(t) shifted toward
the oscillation frequency !0. If both, pc(t) and s(t), are wide, the bandwidth of the
selectivity curve of the receiver will be small; if pc(t) or s(t) is narrow, the bandwidth will
be large.
6. Normalized Oscillation Envelope: Finally, the normalized oscillation envelope p(t) is
determined mainly by the evolution of the damping function close to tb.
Figure 2.9: RF input signal, damping function, and SRO output.
The following analysis considers the block diagram previously presented in Fig.2.4. The
feedback amplier module shows a variable gain Ka(t), which is controlled by the quench signal
QO, that forces the system to be alternatively stable and unstable. The transfer function of the
selective network (SN) can be described by
G(s) = K0

2&0!0s
s2 + 2&0!0s + !2
0

(2.16)2.3. Super-regenerative oscillator (SRO) 31
Figure 2.10: Damping function &(t), sensitive curves s(t), normalized envelope of the output
pulse p(t), and normalize envelope of the input signal pc(t).
From Equation (2.16), the characteristic dierential equation of the SR can be given by
@2v0(t)
@t2 + 2&0!0
@v0(t)
@t
+ !2
0v0(t) = 2K0&0!0
@vs(t)
@t
(2.17)
where &0 is the quiescent damping factor and K0 is the maximum amplication. Fig.2.11 shows
the typical parallel and series equivalent representation of the SRO. The feedback network can
be described as vs(t) = v(t)Ka(t)v0(t), which can be represented by the linear, time-variant,
second-order dierential equation
@2v0(t)
@t2 + 2&0!0
@v0(t)
@t
+ !2
0v0(t) = 2K0&0!0

@v(t)
@t
+ Ka(t)
@v0(t)
@t
+ v0(t)
@Ka(t)
@t

(2.18)
@2v0(t)
@t2 + 2&0!0
@v0(t)
@t
+ !2
0v0(t) = 2K0&0!0
@v(t)
@t
for
@Ka(t)
@t
! 0 (2.19)
where &(t) is the instantaneous damping factor of the closed-loop system that can be character-
ized as
&(t) = &0 [1   K0Ka(t)] (2.20)32 2. Theory and System Architecture Design
Figure 2.11: Parallel and Series RLC circuits.
The instantaneous quality factor Q(t) is
Q(t) =
1
2&(t)
(2.21)
The quench oscillator generates an instantaneous damping factor, or damping function, &(t),
that is periodic. This function is composed of successive quench cycles. A new quench cycle
starts when the damping function changes to positive (t = ta), which extinguishes any oscillation
present in the oscillator. After it changes to negative (t = 0), the oscillation builds up from
the injected signal v(t) and achieves the maximum amplitude when &(t) once again changes
to positive (t = tb). Citing results which have been obtained in the article [10], the receiver
seems especially sensitive to the input signal in a certain environment at the instant t = 0. The
behaviour of the receiver is mainly determined by the characteristics of the damping function
(e.g., its shape, repetition frequency and mean value). Since &(t) gives global information about2.3. Super-regenerative oscillator (SRO) 33
the system's performance, it is a better descriptor than just the feedback gain Ka(t). In practice,
Ka(t) is adjusted in order to obtain the desired &(t).
The general solution of (2.18) can be broken down into the sum of the general solution of
the homogeneous equation plus a particular solution of the complete equation, according to
vo(t) = voh(t) + vop(t) (2.22)
where voh(t) is the free (or natural) response, which may exist even though no excitation is
present, whereas vop(t) represents the forced response generated by the excitation.
Skipping the complex calculation and in order to obtain compact expressions that are easier to
interpret, several parameters and functions that have been used in the literature to describe the
operation of the receiver are introduced:
1. Super-regenerative gain:
Ks(t) = e !0
R tb
0 &()d (2.23)
2. Normalized envelope of the SRO output:
p(t) = e
 !0
R t
tb
&()d (2.24)
3. Sensitivity curve:
s(t) = e!0
R t
0 &()d (2.25)
All of these functions exhibit an exponential dependence on the damping function &(t).
The typical input signal v(t) of the SRO can be given in a single quench interval as
v(t) = Vmpc(t)cos[!0t + ] + n(t) (2.26)
where Vm is the peak amplitude, pc(t) is the normalized envelope of the SRO input signal, n(t) is
the additive Gaussian noise generated by the active devices of the receiver circuit (described by
the autocorrelation function Rn() = [=2](t) with the power spectral density Gn(f) = =2).
The SRO output can be described by:34 2. Theory and System Architecture Design
 the general solution of the homogeneous dierential equation
voh(t) = Vhpc(t)cos(!0t + h) (2.27)
where Vh and h are the magnitude and the phase, respectively;
 and the particular solution of the complete equation becomes
vop(t) = 2&0K0Kspc(t)
Z t
t0
_ v()s()sin!0(t   )d (2.28)
where &0 is the quiescent damping factor, s(t) is the sensitivity curve, K0 is the maximum
amplication and Ks is the super-regenerative gain. The above expression apply to any
value of t, but we are interested in the values of s(t) in the interval (ta;tb). Note that
the maximum value of expression (2.25) within this interval equals unity and that this
value is achieved when t = 0. Considering, instead, p(t), expression (2.24) shows that the
maximum value of unity is achieved when t = tb. Fig.2.10 shows the typical shapes of s(t)
and p(t) under sinusoidal quench.
The noise output n0 can be given by
n0(t) = 2&0K0Kspc(t)
Z t
t0
n()s()sin!0(t   )d (2.29)
From Equations (2.26) to (2.29) the signal to noise ratio (S/N) at the SRO output can be given
as
[SNR]0 =

S
N

output
=
Ec

hR tb
ta pc()s()d
i2
R tb
ta p2
c()
R tb
ta s2()d
(2.30)
where Ec is the average chip energy.
From Equation (2.30) the SNR of the SRO can be optimized using Schwarz's inequality as
hR tb
ta pc()s()d
i2
R tb
ta p2
c()
R tb
ta s2()d
 1 (2.31)
From Equation (2.30) and (2.31), [SNR]0;opt can be given by
[SNR]0 =
Ec

for pc(t) = s(t) (2.32)2.3. Super-regenerative oscillator (SRO) 35
Response to an RF Pulse
Next, the system response to a single RF pulse is going to be presented. For sake of simplicity,
noise will be neglected in the study. Fig.2.10 helps to understand this section.
The RF pulse is applied within the limits of a single quench cycle, given by the interval
(ta;tb), and expressed as
v(t) = V pc(t)cos(!t + ) (2.33)
where pc is the normalized pulse envelope and V its peak amplitude. pc is assumed to be zero
beyond the cycle limits dened by ta and tb. Furthermore, there is no free response coming
from previous quench cycles when the current cycle starts, and so voh(t) = 0 and vo(t) = vop(t),
using expression (2.28), we obtain that the response vop(t) is determined by the derivative of
the excitation, whose expression is
_ v(t) = V [_ pc(t)cos(!t + )   pc(t)! sin(!t + )] (2.34)
This expression can be approximated by
_ v(t)   V pc(t)! sin(!t + ) (2.35)
when pc(t) varies slowly in comparison with the RF oscillation (j_ p(t)j  p(t)!).
Taking voh(t) = 0 and replacing (2.35) in (2.28) and making some consideration to simplify the
expression, we can write that
vo(t)  V K0Ks&0!p(t) 
Z t
ta
pc()s()cos((!   !0) + !0t + )d (2.36)
The sensitivity curves usually decreases rapidly as time separates from the origin, t = 0, reaching
negligible values that fall outside the interval dened by (tsa;tsb), which can be dened as the
sensitive period. This means that the in
uence of the input signal is small outside the specied
interval. Assuming that s(t) is small at the end of the quench period, it has an eect on both
the initial values of the envelope and the super-regenerative gain. In particular
s(ta) = p(0) = e!0
R tb
0 &()d =
1
Ks
 1 (2.37)36 2. Theory and System Architecture Design
Therefore, a small value for the sensitivity curve at the end of the quench cycle implies small
values for the output envelope near the origin and large super-regenerative gains. Consider that
the sensitive period ends for all practical purpose when the amplitude of the oscillation is still
small, it is possible to replace t by tb in the integration limits of (2.36), yielding
vo(t) = V K0Ks&0!p(t)
Z tb
ta
pc()s()cos((!   !0) + !0t + )d (2.38)
And this equation is valid only after the practical end of the sensitivity period, when t > tsb;
otherwise, t must be kept instead of tb. Expression (2.38) shows that, in the linear mode, the
output of the oscillator is proportional to the peak amplitude of the input signal, and that the
forced response has the form of the free response after the end of the sensitivity period.
Response to a Pulse when the carrier is Tuned to the Resonance Frequency
When the receiver is tuned to the receiver frequency, then the solution becomes
vo(t) = V K0Ks&0!0p(t)
Z tb
ta
pc()s()d

cos((!0t + ) (2.39)
and it shows that in addiction to K0 and Ks, a new amplication factor appears. This factor is
the regenerative gain
Kr = &0!0
Z tb
ta
pc()s()d (2.40)
This gain takes into account the area of the envelope of the received pulse weighted by the
sensitivity curve. A pulse the concentrates its energy around the peak of the sensitivity curve
will have a regenerative gain greater than that of a more spread pulse. Thus, the new expression
for the tuned input is
vo(t) = V K0KrKsp(t)cos(!0t + ) (2.41)
This expression allows the peak amplication K, dened as the ratio between the peak values
of the input and the output oscillation, to be obtained. Thus
K = K0KrKs (2.42)2.3. Super-regenerative oscillator (SRO) 37
The output is then reduced to the simple expression
vo(t) = V Kp(t)cos(!0t + ) (2.43)
2.3.3 Synchronous Operation of the Receiver
[8] Taking always in account Fig.2.9 and keep working on equation (2.25), the sensitive curve
s(t) can be also write as
s(t) = e!0
R t
0 &()d  e
  1
2

t
s
2
(2.44)
Indeed, when the slope of &(t) is nite, s(t) can be approximated by a Gaussian function,
whose standard deviation s is considerably smaller than the quench period (sinusoidal quench).
Consequently, from eq.(2.40) and (2.42), we can see that the receiver is more sensitive to the
input signal at t = 0, which is called sensitivity period. This point conrms the behaviour of
the SRO as a sampling device. The RF bandwidth of the receiver is proven to be inversely
proportional to s, and it can be expresses as
f 3dB =
p
ln2

1
s
: (2.45)
Fig.2.12a represents the conventional linear mode operation with a narrowband on-o keying
(OOK) modulated input signal. This technique is adopted when the SRO is asynchronously
quenched. Indeed, when input data and quench signal are not synchronized the quench samples
several times during each bit period Tb to satisfy the Nyquist criterion so that the information
can be retrieved by low-pass ltering the baseband bit samples. It means that if there is not
any kind of synchronization between the received signal and the quench signal, we will need a
quench able to detect more samples for each bit to observe the presence of a single bit. So, the
quench frequency fq should be more than 4 times bigger than the data-bit rate. In Fig.2.12a we
can also observe that the sensitivity period is much shorter than the bit period, so the resulting
RF bandwidth is much greater than the modulation bandwidth.
Another way to work is, instead, shown in Fig. 2.12b. When the SRO is quenched syn-
chronously with the received signal, with a circuit conguration proposed in Fig. 2.13, we can
get a single sample for each bit pulse. This means that the quench frequency equals the bit
frequency. The duration of the sample bit is closer to that of the sensitivity period, and so the
bandwidth of the modulated signal and that of the receiver become similar. The block diagram38 2. Theory and System Architecture Design
of the receiver in Fig. 2.13 incorporated a PLL that controls the quench voltage-controlled oscil-
lator (VCO) to ensure bit sampling is properly carried out. The output of the envelope detector
gives the error signal, which is passed through a baseband amplier (BBA) and a loop lter.
Fig.2.14 shows the normalized envelope of the received bit pulse and the sensitivity curve of
(a) Asynchronous receiver: several samples per bit (b) Synchronous receiver: one sample per bit
Figure 2.12: SRO input and output signals with OOK modulation.
Figure 2.13: Block diagram of the synchronous super-regenerative receiver.
the SRO under normal operation. After the acquisition of the bit, the loop goes to center the
sensitive period of the SRO on the ascending 
anks of the received bit pulses. Thus, the phase
variation of the received pulse results in an amplitude variation at the loop-lter output that
tends to correct the error , that is shown in Fig.2.14.
2.4 Current-Reuse CMOS Dierential LC-VCO
[6][16][17] Fig.2.15 shows a comparison between a conventional NMOS-based dierential LC-
VCO (2.15a) and the proposed current-reuse dierential LC-VCO (2.15b). As compared to the
complementary cross-coupled CMOS VCO, the circuit structure of the current-reused oscilla-
tor is asymmetrical. The negative conductances are provided by the cross connected pairs of2.4. Current-Reuse CMOS Dierential LC-VCO 39
Figure 2.14: Normalized envelope of the input bit pulse pc(t), shifted sensitivity curve of the
SRO s(t + ), and normalized envelope of the SRO output oscillation.
transistors, M1 and M2 in the rst case, and, M3 and M4 in the second case, to compensate
the losses in the LC-tanks. In the conventional LC-VCO conguration, two N-MOSFETs or
two P-MOSFETs can be used to form the cross-couple, and when the oscillation starts the
two devices are alternatively ON and OFF. In the current-reuse oscillator, instead, the cross
connected pair is formed by an N-MOSFET and P-MOSFET, and during the unstable phase
they turn both ON and OFF at the same time. This conguration reduces power dissipation to
half that of conventional topologies. In fact, in Fig.2.15a, for the whole oscillation period the
bias current Is is 
owing alternatively in both branches; instead, Fig.2.16 shows that the bias
current is going through the oscillator just in the rst-half period. Thus, the series stacking of
N- and P-MOSFET allows the supply current to be reduced by half compared to that of the
conventional LC-VCO while providing the same negative conductance.
To explain the operation of the current-reuse VCO for Rs = 0, Fig.2.16 shows the schematic and
corresponding large-signal equivalent circuits during each half period of operation. In Fig.2.16,
Cx = C=2+Cpx and Cy = C=2+Cpy, where Cpx and Cpy represent the parasitic capacitances at
nodes X and Y, respectively. As shown in the gure during the rst half-period, the transistors
M3 and M4 are ON and the current from VDD to ground through the tuning inductor L. During
the second half-period, the transistors are OFF and the current 
ows in the opposite direction
through the capacitors Cx and Cy. During the rst half-period of oscillation, the devices operate
in the triode mode near the peak of the voltage swing. In this case, the voltage swing is limited
by the supply voltage. Therefore, the oscillator can operate in a voltage-supply-limited mode.
However, during the second half-period, the voltage swing across the inductor L is not limited
and can lead to a voltage swing greater than the supply voltage. Due to the large amount of
current during the rst half period, the voltage-waveform results distorted. This is way it is
important to add a resistor (Rs) in order to solves this problem. Rs controls the DC current as40 2. Theory and System Architecture Design
(a) (b)
Figure 2.15: Dierential LC-VCO: (a) conventional, (b) current-reuse.
Figure 2.16: Proposed VCO operations with Rs = 0 during each half period.
well as the peak dynamic current of the proposed VCO. Therefore, using the correct value of
Rs, the proposed VCO can operate in a current-limited mode, rather than the voltage-limited
mode. In the current-limited mode, the voltage swing symmetric during the two half periods.
In Fig.2.17, the output voltage swing of the two dierent operation modes is shown. Another
advantage of the current-reuse conguration is that, there is not a common source node, and the
transistors switch ON and OFF at the same time. Therefore, this VCO is inherently immune to
the phase noise degradation caused by second harmonic terms at the common source node. In
the convention dierential VCO, instead, the phase noise can be degraded signicantly by the
noise near the second harmonic. Moreover, the P-MOS transistor M4, in the cross connected
pair helps to reduce the phase noise due to lower 
icker noise and hot carrier eects.2.4. Current-Reuse CMOS Dierential LC-VCO 41
Figure 2.17: Dierential output voltage and dynamic current waveforms: voltage limited mode
(Rs = 0) and current limited mode (Rs 6= 0).
Obviously, Rs can be replaced by another active device, N-MOSFET or P-MOSFET, driven
by the variable signal. In this way Rs could become a variable resistance.
2.4.1 Simplied Model of the Negative Resistance Oscillator
In Fig.2.18 there is the SRO that has been used in the project, and in Fig.2.19 there is a
representation of the passive network, where real and parasitic elements are taken in account.
To design the SRO I decided to extrapolate a model for the cross-coupled dierential pair in
such a way to determine the right value of the components in the tank to synthesize the negative
resistance. Two models will be presented: a simplied one, typical for a conventional dierential
LC-VCO, and a more accurate one, more appropriate for the current-reuse version, where there
the devices are non symmetric.
In Fig.2.19, Lsro and Csro represent the integrated inductance and capacitance of the tank.
RSL sro is the parasitic series resistance of Lsro. Cg ns1 and Cd ns1 are the gate and the drain
parasitic capacitance of Mns1. Cg ps1 and Cd ps1 are, instead, the gate and the drain parasitic
capacitance of Mps1. ro ps1 and ro ns1 are the output resistances, while gm ps1 and gm ns1 are the
two trasconductances of Mps1 and Mns1 respectively.42 2. Theory and System Architecture Design
Making some calculation we nd out that if we call
C1 = Cd ps1 + Cg ns1 C2 = Cd ns1 + Cg ps1 (2.46)
then two admittances can be indentify
Y1(s) = sC1 +
1
ro ps1
Y2(s) = sC2 +
1
ro ns1
(2.47)
So the current it can be written as
Figure 2.18: Super-regenerative oscillator.
it = gm ns1vgs ns1   Y2(s)vgs ps1 = gm ps1vgs ps1   Y1(s)vgs ns1 (2.48)
and
vt =  vgs ps1   vgs ns1 (2.49)
In presence of a cross-coupled dierential pair where both the devices are equals, two N-2.4. Current-Reuse CMOS Dierential LC-VCO 43
Figure 2.19: Total Network representation of the SRO.
MOSFETs or two P-MOSFETs, then
C1 = C2 = C (2.50)
ro ns1 = ro ps1 = ro (2.51)
Y1(s) = Y2(s) = Y (s) (2.52)
gm ns1 = gm ps1 = gm (2.53)
vgs ps1 = vgs ns1 = vgs (2.54)
From eq.(2.49)
vgs =  
vt
2
(2.55)
and it becomes
it = vgs(gm   Y (s)) =  
vt
2
(gm   Y (s)) (2.56)
From eq.(2.55), the admittance YP(s) that is shown in Fig.2.19(a) results
YP(s) =
it
vt
=  
gm
2
+
Y (s)
2
=  
gm
2
+
sC
2
+
1
2ro
(2.57)44 2. Theory and System Architecture Design
From eq.2.57 the negative resistance is now visible, written as conductance  gm=2
Ga =  
gm
2
CP =
C
2
1
R1
=
1
2ro
(2.58)
Now, if the Q factor of Lsro is available, the respective parasitic shunt capacitance can be
extrapolated as
RPL sro = (1 + Q2)RSL sro (2.59)
With this value there are all the elements to build a model for the total network, that is shown
in Fig.2.19(b).
The overall network has an impedance that can be written as
Ztot(s) =
sLsro
1 + sLsro

1
RPL sro
+
1
R1
  Ga

+ s2LsroCsro
(2.60)
And the nal condition to have instability is
1
RPL sro
+
1
R1
  Ga < 0  ! gm >
1
ro
+
2
RPL sro
(2.61)
2.4.2 Accurate Model of the Negative Resistance Oscillator
In the current-reuse LC-VCO, the circuit is not symmetrical and so eq.2.50)-(2.51)-(2.52)-(2.53)-
(2.54) are not valid anymore. From eq.(2.46) to eq.(2.49) the considerations are the same. After
that, solving a system including eq.(2.48) and (2.49), generates the following admittance
YP(s) =
it
vt
=
Y1(s)Y2(s)   gm ns1gm ps1
gm ns1 + gm ps1 + Y1(s) + Y2(s)
(2.62)
which it is exactly
YP(s) =
s2C1C2 + s

C1
ro ns1
+
C2
ro ps1

+

1
ro ns1ro ps1
  gm ns1gm ps1

s(C1 + C2) +

gm ns1 + gm ps1 +
1
ro ns1
+
1
ro ps1
 (2.63)2.4. Current-Reuse CMOS Di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Introducing 5 new parameters
A = C1C2 (2.64)
B =
C1
ro ns1
+
C2
ro ps1
(2.65)
C =
1
ro ns1ro ps1
  gm ns1gm ps1 (2.66)
D = C1 + C2 (2.67)
E = gm ns1 + gm ps1 +
1
ro ns1
+
1
ro ps1
(2.68)
eq.2.63 becomes
YP(s) =
s2A + sB + C
sD + E
(2.69)
With some calculations the real and the imaginary part of YP(s) result
YP(s) =
!2(BD   AE) + CE
!2D2 + E2 + j!
!2AD + BE   CD
!2D2 + E2 (2.70)
The rst member represents the real part
RefYP(s)g =
!2(BD   AE) + CE
!2D2 + E2 = Ga +
1
R1
(2.71)
The second part instead is the imaginary part
ImfYP(s)g = !
!2AD + BE   CD
!2D2 + E2 = !CP (2.72)
Using Cadence and a spreadsheet it is easy to estimate the real and the imaginary part of YP(s),
and starting from that, extract the value of Ga and check if it is negative as i has to be. At the
same time, the next step is to evaluate the value of Csro that I have to add to the tank to tune
the resonant frequency of the SRO at 24 GHz.
Csro =
1
(2fq)2Lsro
  CP (2.73)46 2. Theory and System Architecture Design
2.5 Tunable Dierential Ring Oscillator (RO)
[14][18] To get the circuit more realistic I also implemented a tunable dierential ring oscillator
which had to generate a quench signal with a range of frequencies between 100 MHz to 2 GHz.
In Fig.2.20 the nal structure of the dierential ring oscillator is shown. This is the engine of
the ring oscillator and the ne-tuning is achieved through the control of the bias current in the
4 gates by changing the voltage at node VB1. The output signal is taken from the two nodes
VRP and VRN and it is sent to the dierential buer which is shown in Fig.2.21.
Figure 2.20: Tunable Dierential Ring Oscillator.
Figure 2.21: Buer Stage of the Dierential Ring Oscillator.
Step by step, let start to explain how the dierential ring oscillator works, considering
Fig.2.20. This circuit has been designed to generate a source for the quench signal that had to
be tunable in a big range of frequencies, from 100 MHz to 2 GHz. Furthermore, the goal is to2.5. Tunable Dierential Ring Oscillator (RO) 47
reduce the power dissipation. The circuit is formed by 4 stages (gates) in series with a cross
connection at the end of the forth stage with the rst one. This cross connection guarantees a
180 phase shift in the Nyquist diagram. Pay attention at how the two nodes xA and xB connect
the last with the rst gate. Having 4 stages, at the output of each one there is a 45 phase shift.
Considering only one gate, the pull-up represents the load (rop) and the two P-MOSFETs are
two variable resistances which are driven by the voltage source VB2. VB1, instead, is driving the
N-MOSFET at the bottom of the structure (Mnb) and this transistor is the one which decides
the current that is 
owing in the gate. The propagation delay of one stage can be described as:
tdg _ RC _
V  C
Ibias
(2.74)
where V is the voltage change across the load resistor R of each gate (R  ron k rop), C
is the total output capacitance, and Ibias is the biasing current. Equation (2.74) shows that
the propagation delay of one stage is proportional to the output voltage swing of the gate.
In this design, instead, V is roughly constant and only Ibias is changing. Increasing VB1 and
decreasing VB2 at the same time, Ibias goes up and the output resistance of the two P-MOSFETs
goes down, so the voltage drop in the load (V ) remains roughly the same. Increasing the bias
current Ibias, tdg goes down, and so the frequency of the dierential output signal goes up. The
number of the stages in series is also important and 4 is the minimum amount of stages. Using
less then 4 stages with this technology, the total propagation delay, that is
Td = 2  N  tdg (2.75)
with N number of stages, becomes really small and it is impossible to achieve 100 MHz as
minimum wanted frequency for the output signal. Furthermore, the amplitude of the oscillation,
increasing the frequency, becomes little because the voltage gain of each gate goes down, and it
would be necessary a huge value of R to maintain V constant.
The buer stage, that is shown in Fig.2.21, has been introduced to modify the shape of the
signal coming from the ring oscillator, obtaining an output nal quench signal with the wanted
features. How we can see there is rst a common-drain stage which has just to modify the bias
voltage of the signal roughly maintaining the AC amplitude. The equation that we can use in48 2. Theory and System Architecture Design
rst approximation at low frequency, to decide the voltage gain of the common-drain stage, is:
av0 =
gm
gm +
1
R0
L
; R0
L = RL k r0 k
1
gmb
(2.76)
where gm is the transconductance of Mn1A and Mn1B, RL is the output resistance of Mn2A and
Mn2B, r0 is the output resistance of Mn1A and Mn1B, and gmb is the transconductance of Mn1A
and Mn1B due to the body-eect (Vbs 6= 0). If RL and r0 remain high, the voltage gain can be
written as:
av0 =
gm
gm + gmb
=
1
1 + 
;  =
gmb
gm
(2.77)
So, when the body-eect is not so relevant the voltage gain of a common-drain stage is 1. Then,
for both the common-drain stages, the transistor size and the bias current are designed in such
a way to have the wanted DC value of the output voltage in voA and voB. VB4 is the voltage
signal which has to drive Mn2A and Mn2B, deciding the bias current in both two branches.
At the end, there is the nal dierential buer, which is designed to realize a current mirror
with the tail transistor Mns2 of the SRO (see Fig.3.7), using the load transistor in diode cong-
uration Mnd2. Also for the buer, the bias current is decided by an external voltage signal VB3
which drives Mpbd. It is important to set the DC component of the two signals voA and voB in
the perfect point because its AC component will have to turn the two P-MOSFETs, Mpd1 and
Mpd2, ON and OFF alternately. In this way the bias current coming from the supply will 
ow
rst in one branch and then in the other one, obtaining the maximum swing oscillation in the
output. Transistors Mnd1 and Mnd2 will be chosen to generate a current mirror with transistor
Mns2 of the SRO.
In the next chapter, it will be shown that both outputs, QUENCH and IBUF, having
opposite phase, will result useful. Anyway, it is important to notice how 4 external sources
(VB1, VB2, VB3 and VB4) are necessary to control the behaviour of the Ring Oscillator.Chapter 3
Circuit Design
The main goal of this project was to design a super-regenerative receiver, for short-range distance
applications, capable to achieve a maximum data-bit rate of 1 Gbps, working with a carrier
frequency of 24 GHz. From the theory that has been reported in the second chapter, the actual
design of an SRR should include a PLL that controls the quench voltage-controlled oscillator
(VCO). The global circuit should be closed-loop, as it was shown in Fig.2.13, which guarantees
the synchronous operation of the receiver. In this design, instead, there was not enough time
to project the PLL, and so the receiver is an open-loop circuit, where the quench frequency has
been chosen using a current-controlled ring-oscillator. In Fig.3.1 there is the global schematic
design of the SRR. In the real testing part, the synchronization between quench signal and data
coming from the antenna, should be done using the testing instruments. The purpose, right
now, was just to show how the circuit behaves in the synchronous operating mode. The RF
signal coming from the antenna was ideal and no sources of noise were included in the circuit.
In this way all the obtained results are completely ideal and they just have to be read as a
starting point for a better comprehension of the super-regenerative mechanism. The diculty
in modelling the regenerative behaviour forced to adopt a sort of "cut and try" method based on
results obtained during the simulation of each block of the circuit. It has been veried that the
design of the LNA and the SRO cannot be divided in two. In fact, with the SRO conguration
that has been chosen, the output impedance of the LNA is strongly dependant to the input
impedance of the SRO, which is changing in relation with the quench signal. This means that
the gain of the LNA changes periodically with the quench frequency fq. When the SRO works in
the unstable region, the tank of the LNA goes in low-impedance, because the input impedance
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of the SRO goes down. So, during this phase it looks like the LNA is amplifying in current and
not in voltage. The size of the blocking capacitor CB2 becomes fundamental, because it has to
guarantee the maximum transfer energy, realizing a sort of matching between LNA and SRO.
The values of this capacitance has been chosen by simulation and it is 200 fF. So at the end,
these two blocks, in the rst step, have to be designed separately, but then, some modications
are necessary to get the correct behaviour of the receiver. The supply voltage for the project in
general was 1 V .
Figure 3.1: Global Circuit Design.
Component Value
CBL 200 fF
Table 3.1: Blocking Capacitors
First of all the AM (Amplitude-Modulated) signal comes from the Antenna and it is injected
inside the LNA. For an AM signal the information is stored around the carrier frequency fc, in
the lower and in the upper sidebands. Thus, to have a circuit capable of achieving a maximum
data-bit rate of 1 Gbps (fm = 1 GHz), the LNA bandwidth ( 3 dB band) should be bigger
than 3 GHz and with a central frequency of 24 GHz. The LNA gain has to be about 10 dB.
In fact not a lot of power has to be dissipated in the LNA. It just have to guarantee a good51
input power matching with the antenna, aording a good noise gure and minimizing the power
injected back into the antenna due to the building-up of oscillations by SRO module.
At the same time, the Ring-Oscillator (RO), which is current-controlled by VB1 and VB2,
has to generate a quench signal that can be setted in a range between 100 MHz and 2 GHz.
This signal goes through the BUFFER stage, which contains inside a common-drain stage and
a dierential buer. One of the two outputs of the dierential buer becomes the QUENCH
signal. The other one, that has opposite phase (IBUF), goes inside a static INVERTER which
has to amplify the AC amplitude of the signal using the whole available voltage swing between
0 V to 1 V .
Using Cadence, in the simulation environment, the synchronism between the data-signal
coming from the LNA (ISRO) and the QUENCH coming from the BUFFER is easily obtained.
In reality, instead, there is not this information, and so, for an automatic receiver, which does not
need to be manually controlled, a PLL is necessary. So, in simulation, RF signal and QUENCH
signal goes into the SRO already synchronized. The gain of the SRO is periodically varied by
the QUENCH, sampling the RF signal at the point of maximum sensitivity. The importance
of the signal coming from the inverter (OINV ) will be explained in the next section.52 3. Circuit Design
3.1 Low-Noise Amplier (LNA)
Fig.3.2 shows the conguration that has been used to implement the LNA. First of all, the
LNA has to guarantee a good impedance matching with the antenna; it means that S11 has
to be smaller than  10 dB. The second point is that the LNA should minimize the power
Figure 3.2: Low-Noise Amplier.
Device Type Size W=L # ngers Bias
Mn1 N-MOSFET 10m=60nm 10 1:53 mA
Mn2 N-MOSFET 10m=60nm 10 1:53 mA
Table 3.2: Active devices (LNA)
Component Value QL factor Parasitic Resistance
Lg 840 pH 15 8:44 

Ls 220 pH 8 4:15 

Ltank 880 pH 15 8:84 

Cf 33:5 fF
Ctank 35 fF
Rgate 2 

Rbias 10 K

Table 3.3: Passive Components (LNA)
injected back into the antenna due to the building-up of self-oscillations by the SRO block; and3.1. Low-Noise Ampli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it means that S12 has to be also as small as possible. S12 really small means that the amplier
is unidirectional. Then, this kind of LNA is an inductive source-degenerated low noise amplier,
which realizes an input matching without using any resistance, and so, without the addition of
any further source of noise. It is the best candidate to achieve a good noise gure. For any
receiver, in fact, the rst stage is the most important for the noise. The biggest amount of noise
usually is injected into the receiver by the antenna. The noise gure, if there are many circuital
blocks connected in cascade, is calculated as
Ftot = F1 +
F2   1
A2
1
+
F3   1
A2
1A2
2
+
F4   1
A2
1A2
2A2
3
+ ::: (3.1)
where F# is the noise gure in dB of each stage and A# the voltage gain. It is clear that, if
the rst stage of the circuit has an F1 small and the voltage gain A1 is high, the total noise
gure gets better. But in this case, the LNA has to be designed to improve the total noise
gure, without dissipating a lot of power in the LNA, so maintaining a low voltage gain. There
are two opposite conditions to guarantee, and so a design choice is inevitable. Moreover, if the
LNA, during the unstable phase of the SRO is not amplifying in voltage but in current, the
trasconductance of Mn1, g1, becomes important and in order to achieve a good noise gure it
should be taken high. In rst approximation the voltage gain of the LNA, when the SRO is in
the unstable phase, has been taken around 10 dB.
For the super-regenerative technique the gain has not to come from the LNA, but this job is
assigned to the SRO, the heart of the circuit. The original principle, in fact, would be to have
a simple buer in the rst stage of the receiver.
The design technique has been iteratively used and here it is explained:
 chose the values of the inductors, Ls and Lg (for the component values take a look at
Tab. 3.3). Usually it is better to use a small inductor in the source because its parasitic
series resistance is smaller, and in a common-source stage it is fundamental to have a small
resistance in the source, because it causes the decrease of the common-source stage voltage
gain. The quality factor of an inductor cannot be decided. It depends on the technology
and during the rst step of the design, using Cadence, it is necessary to use realistic values
for it. To have some experience with a particular kind of technology, helps to take right
decisions. For the LNA design two dierent quality factors have been used: 15 for values
of inductance bigger than 400 pH, and 8 for values smaller than that. But it is just a54 3. Circuit Design
choice. In theory bigger the inductance and bigger the quality factor, but in reality, when
these inductors are realized on chip, because of the parasitic eects, there could also be
an opposite behaviour;
 after a possible estimation of Q, also Rs and Rg are evaluated;
 Rgate simulates the gate resistance, which is not present inside the model, and for this
technology it can be chosen as 2 
;
 the operating point of the device Mn1 is fundamental for the matching too; so, using the
simulation, the transistor size and the voltage-bias, B1, have been chosen to obtain a good
value of gm1, which has to be used in eq. (2.15), and, has to guarantee enough gain for
the LNA too;
 with information about size and trasconductance, the parasitic capacitance of Mn1, Cgs1,
can be simulated ;
 the possibility to use Cf gives a new degree of freedom and I could use it to adjust the
impedance matching at the end;
 nally, Rbias has to be big, because this branch of the circuit, has to be seen as an open-
circuit, and it does not have to in
uence the impedance matching.
Obviously, it is an iterative method and before getting the nal conguration many simulations
are necessary.
For the calculation part, considering the values in Tab. 3.2 and 3.3 :
 Zin = s(Ls + Lg) +
1
s(Cgs1 + Cf)
(1 + gm1Rs) +
gm1
Cgs1 + Cf
Ls + Rs + Rg + Rgate = sLtot +
1
sCtot
+ Rtot
 Ltot = (220 + 840)  10 12 = 1:06  10 9 = 1:06 nH
 Ctot =
(8:57 + 33:5)  10 15
1 + (6:77  10 3)(4:15)
= 40:92  10 15 = 40:92 fF
 f0 =
1
2
p
LtotCtot
=
1
2
p
(1:06  10 9)(40:92  10 15)
= 24:16  109  24 GHz
 Rtot = 6:7710 3
(8:57+33:5)10 15220  10 12 + 4:15 + 8:44 + 2 = 50 
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 Q =
!0Ltot
2Rtot
=
(224  109)(1:06  10 9)
2  50
= 1:6
For the tank, a big inductance (Ltank) has been chosen, to have larger tank equivalent parallel
resistance, increasing the gain. Ctank, instead, has been chosen at the end, after connecting LNA
and SRO together, in order to have the peak of the gain at 24 GHz. In the nal real circuit,
with all the blocks together, in condition of maximum instability for the SRO, the voltage gain
has the shape shown in Fig.3.5. At 24 GHz the gain is 11:85 dB, but at higher frequencies I can
also see something else, another kind of resonance, that is probably due to the instability of the
SRO. Csro was chosen equal to 35 fF, because with this value the global circuit was working
better.
From Fig.3.3, we can see that S11, at 24 GHz, is  19:62 dB, and it is perfectly centred.
From Fig.3.4, instead, we can observe that S12 is  39:1 dB. Both this two S-parameters have
been measured considering just the LNA block alone. The same has been done to estimate
the noise gure, and it can be seen in Fig.3.6. Its value is 3:61 dB. No manual calculations
have been done for the noise gure, because there were not any information about the tting
parameters of this technology which are shown in section 2.2.1.56 3. Circuit Design
Figure 3.3: S11 of LNA
Figure 3.4: S12 of LNA3.1. Low-Noise Amplier (LNA) 57
Figure 3.5: Voltage Gain of LNA.
Figure 3.6: Noise Figure of LNA.58 3. Circuit Design
3.2 Super-regenerative oscillator (SR0)
Let start to explain the design of the SRO that is the heart of the circuit. Fig.3.7 shows
the nal conguration that has been implemented. As it has been written in section 2.4,
Figure 3.7: Final Version of SRO.
Device Type Size W=L # ngers Bias (fq = 1 GHz)
Mns1 N-MOSFET 20m=60nm 20 328 A
Mns2 N-MOSFET 20m=60nm 20 328 A
Mps1 P-MOSFET 60m=60nm 60 328 A
Mps2 P-MOSFET 10m=60nm 10 0
Mps3 P-MOSFET 10m=60nm 10 0
Table 3.4: Active devices (SRO)
Component Value QL factor Parasitic Resistance
Lsro 440 pH 15 4:42 

Csro 50 fF
C1   C2 500 fF
Table 3.5: Passive Components (SRO)
this conguration reduces power dissipation to half that of conventional topologies. In this
conguration, the RF signal coming from the LNA (ISRO) is injected between the source of
Mns1 and the drain of Mns2, as it shown in Fig. 3.7. Others injections points has been studied3.2. Super-regenerative oscillator (SR0) 59
(the gate of Mns2 was one possible option), but the version that is shown in Fig. 3.7 resulted
the best one.
The rst version of the SRO, that has been tested, was the one introduced in section 2.4 and
reported again in Fig. 3.8.
Figure 3.8: First version of the SRO.
Using simple words, this circuit works in this way (take a look at Fig. 3.9):
 the QUENCH drives the gate of Mns2, and in rst approximation it can be seen as a
sinusoidal signal;
 when the QUENCH goes up, Mns2 turns ON and the bias current that is 
owing through
it increased. The tank of the circuit, which is formed by Lsro, Csro, and the two active
devices Mps1 and Mns1, is designed to be stable until the bias current does not reach a
particular value Ilimit. After this limit the transconductance of Mps1 and Mns1 becomes
big enough to overcome the losses in the tank. So when the current, which is decided by
Mns2, goes beyond this limit, the circuit becomes unstable (Ta);
 at this point, if an RF signal is coming from ISRO, it will generate a oscillation in the
tank that will grow up exponentially;
 when the QUENCH goes down, the current decreases and becomes smaller than Ilimit.
Now the circuit is stable again and it will have to be able to discharge the tank, shutting
down the oscillation, in the other part of time available (Tb = Tq   Ta).60 3. Circuit Design
Figure 3.9: Example in Cadence simulation with fq = 1 GHz: RF signal ISRO (it represents 1
bit), sinusoidal QUENCH signal, bias current IBIAS, and dierential SRO output Vout.
The SRO has to be seen as a circuit with two sources of power. The rst part of this power is
coming from ISRO by the RF signal, and we can call it PRF; the other part, instead, is coming
from the QUENCH signal, which is going to turn ON and OFF the NMOSFET Mns2, changing
the bias current, and we can call it PQ. These two source of power are related together and
they both cause the oscillation in the output. As it will be shown in the last chapter, with the
simulation results, these two amount of power are related in a dierent way, depending by the
working frequency, and the relation is not linear. In this project, the quench frequency fq and
the data bit rate are the same, as in the synchronous mode shown in Fig.2.12b. Furthermore,
the circuit works between 100 MHz and 2 GHz, and output dierential pulse Vout needs to have
a peak to peak value of about 40 mV .
PRF + PQ 7 ! Vout pk pk  40 mV
If the ratio Ta=Tq remains constant and the peak of the quench signal is maintained at the center
of the received pulse, at low frequency, when Ta is big, the oscillation will have more time to3.2. Super-regenerative oscillator (SR0) 61
grow up and the main amount of power will be coming from PQ. PRF will just have to be big
enough to make the oscillation star. At high frequency, instead, Ta becomes really small and so
there is not a lot of time for the oscillation to grow up. It means that PRF becomes fundamental,
the bigger it is and better the output result will be. If the concept of power is substituted with
the concept of energy the argument becomes opposite. At low frequency, a small PRF for a long
time can produce a bigger amount of energy compared to a big PRF for a really brief time, when
the circuit is working at high frequency. As it will be presented in the last chapter, the energy
per bit decreases when the frequency goes up.
Before testing the SRO with a real QUENCH signal coming from the RO, an ideal sinusoidal
signal has been used. After many simulations, and working with the nal version of LNA and
SRO, the ideal quench signal has been setted with a DC component of 380 mV and an AC
component of 280 mV . So, all the nal tests, before adding the real ring oscillator, have been
done using this signal.
3.2.1 Design Methodology
To design the SRO the circuit in Fig.3.8 has been considered, and equations in section 2.4.2
(the "Accurate Model of the Negative Resistance Oscillator") have been used. First of all, the
value of the inductance1Lsro has been decided, using also in this time a quality factor of 15. The
inductance has to be 440 pH, with a parasitic series resistance of 4:42 
. Then, Mps1 and Mns1,
have to be designed in such a way to have the same gm. An iterative method, using equations
(2.71) and (2.72), is inevitable in order to extrapolate the dimensions for the devices and the
bias current. The capacitance to add in the tank, Csro, is the result of eq.(2.73). For the tail
transistor, Mns2, the conclusion was to use the same size of Mns1. As showed in the theory, in
section 2.4, Mns2 will make the SRO work in the current limited mode.
Using a constant quench signal of 660 mV (Vq pk = 380 mV +280 mV ), which should simulate
the point of maximum instability for the oscillator, with no data input; and solving the equations
in section 2.4.2, the active devices in the negative resistance model have to be whit the dimensions
that are shown in Tab.3.6:
1In the project, respecting the rules of the IBM10LP technology, I used:
 inductors with values bigger than 100 pH (and for my choice, smaller than 1 nH);
 capacitors with values bigger than 20 fF.62 3. Circuit Design
Thus,
C1 = 29 fF C2 = 43:7 fF
The 5 parameters, given in eq.(2.71) and (2.72), result:
 A = C1C2 = 1:26  10 27F2
 B =
C1
ro ns1
+
C2
ro ps1
= 7:26  10 17FS
 C =
1
ro ns1ro ps1
  gm ns1gm ps1 =  3:86  10 5S
 D = C1 + C2 = 7:26  10 14F
 E = gm ns1 + gm ps1 +
1
ro ns1
+
1
ro ps1
= 1:46  10 2S
Device Size W=L # ngers IBIAS Cg Cd gm ro
Mns1 20m=60nm 20 546 A 13:16 fF 4:74 fF 6:77 mS 1 K

Mps1 60m=60nm 60 546 A 38:84 fF 15:8 fF 5:84 mS 1 K

Table 3.6: Mns1 and Mps1 in the SRO
And from eq.(2.71) and (2.72):
 RefYP(s)g =
!2(BD   AE) + CE
!2D2 + E2 = Ga +
1
R1
=  2:59 mS
 ImfYP(s)g =
!2AD + BE   CD
!2D2 + E2 = CP = 17:8 fF
Then, the parasitic series resistance of Lsro can be transformed in a parallel resistance using
eq.(2.59):
RPL sro = (1 + Q2)RSL sro = (1 + 152)4:42 = 1 K
  ! GPL sro =
1
RPL sro
= 1 mS
The condition form the instability is that RefYP(s)g + GPL sro < 0. From the calculations, in
fact, it results that
RefYP(s)g + GPL sro =  1:59 mS
and the circuit is unstable.
Thus, the capacitance to add to the tank, using eq.(2.73), results
Csro =
1
(2fq)2Lsro
  CP =
1
(2(24  109))2440  10 12   17:8  10 15 = 82  10 15 = 82 fF3.2. Super-regenerative oscillator (SR0) 63
The nal value of Csro in simulation is 74 fF, that is really close to the calculated value.
3.2.2 Limits of this conguration and how to increase its performance
After the realization of SRO and LNA, the simulation of the circuit using an ideal quench signal
showed that it was not possible to increase the operating frequency (data-bit rate) beyond
800 MHz. Working at bigger frequencies, with an input sequence of bits corresponding to
"101010", "1" or "0" were indistinguishable. The output sequence of bits was just a bunch of
pulses, also when a "0" (no pulse) had to compare. The main reason of it was that the tank
SRO, increasing the frequency, had not enough time to discharge the charge that had been stored
with the previous "1". When a "1" is injected into the SRO and the quench signal goes up, the
oscillation starts and a lot of energy is stored in the tank. After this time, the quench signal
goes down and the tank starts to lose its charge. If the discharging time is not long enough,
and the next bit that is coming is a "0" (no RF-signal is going into the tank), the tank, which
still contain some charge inside, will generate a new oscillation in the next time that the circuit
becomes unstable. The result it will be "11" in the output, instead of "10". Because of the goal
of this project was to get a maximum data bit rate of 1 Gbps and more, the invention of a new
solution was fundamental to solve this problem, and the solution that came up is illustrated in
Fig. 3.7.
The key point of this new conguration is the presence of two new P-MOSFETs, Mps2 and
Mps3. Each of these transistors connects the gate of the active devices, Mps1 and Mns1, with the
supply. Furthermore, two blocking capacitors, C1 and C2, are used to maintain the previous bias
conditions of the SRO constant. Using simple words, this new conguration does not have to
change the operative point of the already designed SRO, but it just have to create a new easier
path to ground for the charge stored in the tank during the stable phase of the SRO. As we can
see, in these new transistors there is not DC current that is going through, because drain and
source have the same potential. However, changing their gate voltage, using the whole voltage
window available from 0 V to 1 V , I can turn OFF and ON these devices and vary their output
resistance ro. Thus, at the end, these two transistor can change the Q factor of the tank, making
much easier the discharge of the tank when the QUENCH signal goes down and the circuit
becomes stable. Now, it is possible to understand the importance of the signal OINV coming
from the inverter. It is a signal in phase with the QUENCH, just a bit translated ahead in
time, due to the delay of the inverter, and it oscillates with frequency fq between 0 V and 1 V .64 3. Circuit Design
When the QUENCH goes up, OINV goes up to 1 V , Mps2 and Mps3 are completely OFF (their
are in the high-impedance region), and so their output resistance is huge. The circuit, in the
unstable phase, works exactly as in the rst conguration. When the QUENCH goes down,
instead, OINV goes down to 0 V , Mps2 and Mps3 gets completely ON, and so their output
resistance becomes small. In the stable phase, the total conductance of the tank increases and
the Q factor gets smaller than in the rst conguration. In the same time interval, now, the
tank is capable to lose its charge much faster.
In the design, the value of Csro has to be smaller, because now, connected to the tank, there are
other parasitic capacitance coming from Mps2 and Mps3. By simulation the new value of Csro
is 50 fF.
In the old version of the SRO, the quality factor had this form (take a look at Fig. 2.19):
Q =
!CTOT
GTOT
7 ! CTOT =
1
(2f)2Lsro
and GTOT =
1
R1
+
1
RPL sro
(3.2)
Now, instead, the total conductance changes.
GTOT =
1
R1
+
1
RPL sro
+ Gx (3.3)
The contribute of Gx is insignicant during the unstable phase, but becomes considerable during
the stable phase. To built a new analytical model for this circuit results complicated and would
not give more information compared to the one shown in section 2.4.2, so, the parametric
simulation in Cadence has been used to estimate the best size of the two transistors, Mps2 and
Mps3, the value for the two blocking capacitors, C1 and C2, and the nal value of Csro. In
Tab.3.4 they are listed. The only annotation is that: C1 and C2 have to be big because at
24 GHz they have to act as short-circuits; while the size of Mps2 and Mps3 has been chosen to
have a working circuit with the minimum occupied area on chip.
Last considerations:
 two N-MOSFETs connected to ground could be used instead of two P-MOSFETs, but
two inverters would be necessary, and not just one. The total circuit would dissipate more
power because of it, but the performance would not improve;
 using just one device to discharge the tank, Mps2 or Mps3, would get the SRO unbalanced,
with bad output performance.3.3. Ring Oscillator (RO) 65
3.3 Ring Oscillator (RO)
Fig.3.10 shows the circuital conguration for the ring oscillator.
Figure 3.10: Ring-Oscillator.
Device Type Size W=L # ngers Bias (fq = 1 GHz)
Mnb1   Mnb4 N-MOSFETs 40m=500nm 40 215 A
Mnr1   Mnr8 N-MOSFETs 50m=60nm 50 108 A
Mpr1   Mpr8 P-MOSFETs 40m=60nm 40 108 A
Table 3.7: Active devices (RO)
The whole design has been done using Cadence simulation. Indeed, to built a tunable ring os-
cillator, which is capable to work in a large range of frequencies (for this project, from 100 MHz
to 2s GHz), there are too many variables to take in account, and a manually calculation would
not be so easy and helpful.
First of all, it is necessary to understand how many stages have to be used to get a circuit able to
generate oscillations at 100 MHz. In fact, increasing the number of stages, maintaining constant
the bias conditions, the total delay time gets bigger and bigger, and the oscillation frequency
goes down. After dierent simulations, the minimum number of stages has been found to be 4.
Using 4 stages, it means that after each one the phase of the oscillation is 45 degrees shifted.
The output of the ring oscillator is withdrawn form the nodes VRP and VRN.
The size of the devices is shown in Tab.3.7.
After this step, as it has been shown in section 2.5, the circuit has been driven in current, using
two external sources, connected to VB1 and VB2, in current mirror conguration (see Fig. 3.11).
Using a mirror with an 1:1 ratio, for both the N-MOSFETs Mnb1 Mnb4, and the P-MOSFETs66 3. Circuit Design
(a) N-MOSFET (b) P-MOSFET
Figure 3.11: Current Mirror conguration for N-MOSFET and P-MOSFET, respectively.
Mpr1   Mpr4, in Fig.3.12, there is the plot with the current values that have to be used in the
mirrors in order to make the ring oscillator work between 100 MHz to 2s GHz. Ix1 drives
Mnb1  Mnb4, while Mpr1  Mpr8 are driven by Ix2. Increasing Ix1 the oscillation frequency goes
up, and increasing Ix2 the output resistance of the P-MOSFETs goes down, maintaining the
Figure 3.12: Current Control in the Ring Oscillator.3.3. Ring Oscillator (RO) 67
output amplitude of the oscillation (VRP   VRN) pretty constant.
From Fig.3.12, it can be observed that both currents grows up almost linearly.
Next step is to transfer this signal from the nodes VRP and VRN to the SRO, but there is
some problems:
 the DC voltage bias at these nodes is not optimum;
 the amplitude of the AC component is too small to be used as QUENCH signal;
 moreover, the SRO, is a single ended circuit and a buer which transforms the dierential
signal that is coming from the RO into a perfect QUENCH signal with the right shape,
is necessary.
3.3.1 Buer stage
As it is shown in Fig.3.13, the buer is formed by two stages, and both of these are current
controlled by an external source, VB3 and VB4. Also in this case, the same method to drive the
transistors Mpbd, Mn2A, and Mn2B, has been used. Two current mirror with an 1:1 ratio have
been implemented. The P-MOSFET Mpbd has been driven by a current Ix3 (3.11b) equal to
600 A, while the two N-MOSFETs Mn2A and Mn2B, with a current Ix4 (3.11a) equal to 50 A.
The rst stage of the buer is a simple common-drain stage. The goal, here, is to change the DC
voltage bias of the nodes VRP and VRN, maintaining the AC component of the signal coming
from the ring oscillator, pretty identical. In this way, the second stage, which is a dierential
pair that works as a buer, can receive a input signal with the desired DC voltage bias. Ix4 is
important, in the testing part, to set the DC component of the signals voA and voB, in the right
position to make the next stage work in a better way.
The dierential pair has to realize a current mirror with the N-MOSFET Mns2 of the SRO. In
this way, it is possible to control the current that is 
owing in the SRO simply changing Ix3.
The problem is that Mns2 is working in the triode region, while Mnd2 is in saturation; it means
that the current mirror is not precise. Making Mnd2 4 times smaller than Mns2 (ratio 1:4), the
average current in Mns2 is not 4 times bigger that the one in Mnd2, but about 1:4.
The main thing to know is that, the ring oscillator has been not designed to generate a
sinusoidal QUENCH signal with the same characteristic of the ideal one (VDCq = 380 mV and
VACq = 280 mV ), but buer has been built to control the current in the SRO, making it similar68 3. Circuit Design
Figure 3.13: RO Buer.
Device Type Size W=L # ngers Bias (fq = 1 GHz)
Mn1A   Mn1B N-MOSFETs 10m=60nm 10 51:4 A
Mn2A   Mn2B N-MOSFETs 5m=300nm 5 51:4 A
Mnd1   Mnd2 N-MOSFETs 5m=60nm 5 236 A
Mpd1   Mpd2 P-MOSFETs 80m=60nm 80 236 A
Mpbd P-MOSFET 80m=500nm 80 472 A
Table 3.8: Active devices (RO Buer)
Figure 3.14: Inverter.
Device Type Size W=L # ngers Bias (fq = 1 GHz)
Mni N-MOSFET 3m=60nm 3 86:1 A
Mpi P-MOSFET 10m=60nm 10 86:1 A
Table 3.9: Active devices (Inverter)3.3. Ring Oscillator (RO) 69
o the ideal case. Only the shape of the current in the SRO matters. So, the QUENCH signal
has not to be necessary sinusoidal.
Then, a static inverter (3.14) has been used to expand the AC component of the signal IINV ,
which is opposite in phase compared to the QUENCH, between 0 V e 1 V . The size of Mpi and
Mni has been chosen to guarantee also at high frequency, when the time to charge and discharge
the output capacitance of the inverter gets really small, to have the maximum output voltage
swing.Chapter 4
Simulation of the SRR and
Discussion
Figure 4.1: Waveforms of the Final SRR at 1 GHz.
In this chapter there will be a comparison between two circuits. The rst that is just
ideal and it is illustrated in Fig.4.1. It does not include the ring oscillator and in the SRO,
QUENCH and OINV are driven using the same sinusoidal signal, having a DC component of
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380 mV (VDCq) and an AC component of 280 mV (VACq). The second one , instead, is the nal
version of my super-regenerative receiver, which has been introduced in the previous chapter
(Fig. 3.1). In fact, during the design process, the ring oscillator has been the last block that
Figure 4.2: Ideal circuit without Ring Oscillator.
has been implemented, for the necessity to generate a real quench signal. Before of that, all the
simulation have been done using an ideal sinusoidal QUENCH, that it could be easily changed.
4.1 Receiver Sensitivity and SNR
Another concept to introduce before starting with the illustration of the nal results, is the
receiver sensitivity. The receiver sensitivity indicates how faint an RF signal can be successfully
received by the receiver. The lower the power level that the receiver can successfully process, the
better the receiver sensitivity. For any given receiver, the higher the data rate, the less sensitive
will be the receiver because more power is required to the receiver to support the higher data
rate. The receiver sensitivity is expressed using the version of decibel employed in measurements
of radio power, the dBm. In the dBm scale, 0 dBm equals 1 mW, and 30 dBm represents 1 W.
In the measurements, to extrapolate the sensitivity of the receiver, four conditions have been
xed:
1. in the SRO, the bias current peak is synchronized with the center of the incoming bit (see
Fig. 3.9);
2. the peak to peak variation of the dierential output voltage ((VOP VON)pk pk = Vout pk pk)4.1. Receiver Sensitivity and SNR 73
has to be 40 mV ;
3. the ratio between the smallest output pulse which represents the bit "1", and the biggest
output pulse which represent the bit "0", has to be greater than 10 dB (3:16).
Furthermore, results do not take in account any source of noise. Everything is ideal, and the
receiver has been tested in these conditions to show the mechanism of the super-regenerative
technique. The noise should be added in a second time, to understand how much the receiver
performance could be gotten worse. But for now this part has not been studied yet. In presence
of a "0", there could be present at the output a little pulse (see Vout in Fig. 4.1) that could be
caused either by energy still stored in the tank after the stable phase of the SRO, or by energy
coming from a too high value of the bias current peak during the unstable phase. Thus, the last
condition represents a sort of output SNR (SNRout).
The power to consider for the sensitivity is the amount of power that is going into the LNA. In
presence of a perfect impedance matching at the input, half of the received power is dissipated
into the antenna, which can be represented as an AC generator in series with a 50 
 resistance.
The other half goes inside the LNA. The rms (root-mean-square) value of a rectangular waveform
is equal to its height, so, the sensitivity in a 50 
 system is calculated as:
S = 10log
0
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(4.1)
where Vant is the rms value of the AM signal injected into the antenna, and 1000 is the number
to multiply to have the dBm value (i.e., 1 W = 1000 mW). In Fig.4.3 there is a comparison
plot between the sensitivity using the ideal circuit, with the one using the nal real circuit. The
blue curve is for the ideal circuit, the red one for the real. The two cases are dierent just at
low frequency. The real circuit is much more sensitive because, driving the ring oscillator, there
is the possibility to generate a better QUENCH signal for each frequency. In the ideal case, if
fact, the QUENCH is the same for the whole range of frequencies and it has been used to get
good performance especially at high frequency. As it is shown in the picture, the same signal
does not give the best performance at low frequency. Anyway, in both cases, at low frequency74 4. Simulation of the SRR and Discussion
Figure 4.3: Sensitivity vs. Frequency.
the circuit is really sensitive. Working at 100 MHz (or 100 Mbps) the sensitivity is
 142 dBm = 6:31  10 18W = 6:31 aW  ! Vant = 32 nV
This is the advantage of the super-regenerative receiver: starting from a signal in the antenna
with a zero-peak amplitude of 32 nV , we get at the output of the SRO a pulse with a zero-peak
amplitude of 20 mV . There is a total voltage gain of 625  103 or 115:9 dBV , with a power
dissipation of just 2:51 mW. Taking a look at the output SNR1, in Fig. 4.4, with the red curve
we can see the results in real circuit, and with the blue one in the ideal. The rst thing that
we can observe is that at 300 MHz the SNR goes to innity. In fact, in both cases, at this
frequency the presence of a "0" bit in the output is represented as a perfect 
at curve. It means
that the SRO works perfectly. At higher frequencies, above 1 GHz, the real circuit works better.
So, at the end, working in the SRO with a bias current whom peak is synchronized with the
center of incoming bit:
1To estimate the SNRout I always considered a long series of random bits in output, and made the ratio
between the smallest "1" and the biggest 0, as I already explained.4.1. Receiver Sensitivity and SNR 75
Figure 4.4: SNRout vs. Frequency.
 the real circuit has a better sensitivity below 1 GHz, and the same sensitivity above it;
 for the SNR, instead, the real circuit is working better below 1 GHz, and it is pretty simalr
below it.
So, in general, the real synchronized super-regenerative receiver is working better.
If also the contribution of the thermal noise is considered
kT  !  174 dBm=Hz
where k is Boltzmann's constant and T the room temperature (300 K), then I can estimate
what is the minimum sensitivity that could be obtained in reality. The equation to use is
dBm(Pin;min) =  174 + 10log(B) + dB(NF) + dB(SNRoutmin) (4.2)
where B represents the band of the receiver. NF is the noise gure of the receiver and it can be
estimates around 8 dBIn these systems, the SNR, is related to the BER (Bit-Error-Rate) which
measures the ratio between errors and total number of bits. In this project SNRoutmin has to76 4. Simulation of the SRR and Discussion
be 10 dB, and we can suppose that with this value of SNR the BER is of 110 3 err=bits. The
bandwidth of the receiver, as it has been explained in section 2.3.3, decreases when the quench
frequency goes up. With a data bit rate of 100 MHz it could be of 1 GHz. Then,
dBm(Pin;min) =  174 + 90 + 8 + 10 =  66 dBm
and this values should get worse increasing the quench frequency. Thus, in reality, just the
presence in the system of the thermal noise will cause a big loss of sensibility at low frequency.
An approximate dashed green line represents the realistic sensitivity of the receiver in Fig.4.3.
4.2 Voltage Gain and Energy Eciency
Considering the ratio between the output zero-peak voltage and the input Vant, a plot of the
total voltage gain of the circuit can be drawn. From Fig.4.5 it is clear that at low frequency the
gain is much much bigger, and it means that the super-regenerative technique is working pretty
well. Considering that the gain coming from the LNA is about 10 dB, we can understand from
this plot that the SRO is the heart of the circuit. It is the block which is dissipating less power
(without considering the inverter), but in Fig.4.13 we can see how much it in
uence the total
voltage gain of the circuit. Below 700 MHz , in fact, more than the 90 % of the voltage gain is
coming from the LNA.
To estimate the total power dissipation of the circuit the average current of each block has
been measured: LNA, SRO, RO, BUFFER and INVERTER. For the LNA the power con-
sumption does not change working at dierent frequencies and it is equal to 1:53 mW. For all
the other blocks, instead, the average current changes, increasing the working frequency (see
Fig.4.7). The total power consumption is illustrated in Fig. 4.8.
From Fig.4.7, after the LNA, the biggest amount of power dissipation, above 700 MHz, is due
to the ring oscillator. All the other block are dissipating almostly the same amount of power in
the whole range of frequencies.
Another fundamental element that to consider communication, is the amount of energy used
to receive (or transmit) one single bit. This energy is calculated with the following simple
equation:
Ebit =
Power
Frequency
(4.3)4.2. Voltage Gain and Energy Eciency 77
Figure 4.5: Voltage Gain vs. Frequency.
Figure 4.6: Percentage of Voltage Gain coming from the SRO and LNA vs. Frequency.78 4. Simulation of the SRR and Discussion
Figure 4.7: Power of each block vs. Frequency.
Figure 4.8: Total Power vs. Frequency.4.3. Why synchronization is so important in the SRO 79
In Fig. 4.9 there is the plot which gives this information. The curve looks like a hyperbola.
Figure 4.9: Ebit vs. Frequency.
The bigger the frequency, the smaller the energy per bit. For example, working at 100 MHz
the power is really small, 2:51 mW, but the period of each bit is 10 times the period that the
period at 1 GHz, and so, at the end, more energy is necessary just to send one bit. This is way
this parameter is so important, because it shows how, in communication, the energy per bit is
a more appropriate concept to use rather than power.
4.3 Why synchronization is so important in the SRO
Figure 4.10: Synchronization of the QUENCH.80 4. Simulation of the SRR and Discussion
Figure 4.11: How change the SNR synchronizing the quench signal in dierent ways.
As showed in section 2.3.3, to work in asynchronous mode, the quench signal should have a
frequency that is a integer multiple of the data frequency. More than 4 four times bigger should
be good. To get a maximum data frequency of 2 GHz, as it has been done in this project, the
quench frequency should be 8 or 10 GHz, but at this point there would be two big problems:
 rst of all, the operative frequency should increase. 24 GHz is too low, just 2-3 times the
quench frequency. Furthermore, to change operative frequency is not achievable, because
I should go up over 100 GHz, and with this technology it would not be possible;
 second problem is represented by the power dissipation. In the ring oscillator it goes up
almost linearly with the frequency, so it means that the RO should dissipate 4-5 times
more.
So, at the end, the only solution would be to decrease the maximum bit rate working below
500 Mbps.
Using the synchronization, instead, the circuit becomes much more complex, but higher fre-
quencies can be reached. To show how much important is the perfect synchronization of the
quench signal with data, a simple simulation has been run in Cadence. 5 frequencies have been4.4. Output waveforms of the SRR 81
considered: 0:1 0:5 1 1:5 2 GHz; and the variation of the SNRout changing the phase of
the quench has been simulated. The graph in Fig.4.11 shows that:
 everytime the SNR is smaller than 10 dB there is loss of information and the output
sequence of pulses results wrong;
 90o phase-shift can be considered the average value, and using this synchronization good
performance are always guaranteed;
 there is a window, between 90o and 90o, where the SNR gets better.
4.4 Output waveforms of the SRR
The following plots want to show how the SRR works at dierent frequencies. The only curiosity
that needs a further explanation is referred to the Fig.4.12. When the bit rate is 100 MHz it is
possible to observe at the input of the LNA some pulses. These peaks are to the output pulses
of the SRO, which are going back through the LNA until the antenna. These pulses are visible
just because the RF signal injected into the antenna is really small ( 32 nV ). In reality each
pulse is about 62 V , and considering that the output pulse is about 40 mV , it means that it
has been attenuated of 56 dB. So the LNA is doing is job pretty well.82 4. Simulation of the SRR and Discussion
Figure 4.12: Output waveforms of the SRR at 100 MHz.
Figure 4.13: Output waveforms of the SRR at 500 MHz.4.4. Output waveforms of the SRR 83
Figure 4.14: Output waveforms of the SRR at 1 GHz.
Figure 4.15: Output waveforms of the SRR at 1:5 GHz.84 4. Simulation of the SRR and Discussion
Figure 4.16: Output waveforms of the SRR at 2 GHz.Chapter 5
Conclusions
At the beginning of this project the main goal it was to realize a super-regenerative receiver
capable to work with a data bit rate of 1 Gbps, and an energy per bit smaller than 10 pJ=bit.
The only way to get this performance it was using the synchronous version of the receiver.
Indeed, with the asynchronous one, starting from the same circuit and the same technology,
the maximum data rate can get four or ve times worse. After this consideration, to get high
performance, the closed-loop version of the SRR is the best circuit conguration to implement.
Thus, the implementation of a PLL results fundamental to build a self-regulating circuit capable
to synchronize incoming data with quench signal. Here, to design of the PLL has not been
done, but using Cadence, it was possible to simulate the synchronous operating mode of the
receiver the same. The implementation of the ring oscillator, which is driven by four current
controllers, it gave the possibility to generate a real quench signal. A complete version of the
super-regenerative receiver should also include an envelope detector after the SRO, to lter the
information, deleting the carrier frequency from the output signal.
Then, another point is that, working at dierent frequencies, and without considering the noise,
the sensitivity of the receiver drastically changes. Below 700 MHz it gets smaller than  60 dBm,
so, if the input impedance of the receiver is perfectly matched with the antenna, it is sucient
to inject into the antenna a signal with a power smaller than 4 nW (450 V ), to obtain in the
output a pulse with a zero-peak amplitude of 20 mV . With presence of thermal noise, instead,
this performance cannot be reached, and the minimum value for the sensitivity can be estimated
between  60 and  70 dBm. Thus, if the goal of the super-regenerative technique is to get a
high voltage gain, maintaining a low power consumption, taking in consideration Fig.4.8 and
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4.5, this goal is better achieved at low frequency, below 700 MHz, when the voltage gain starts
to be bigger than 30 dB. Also the plot of the SRN in Fig.4.4, shows that the circuit is working
pretty well between 200 MHz and 400 MHz. Increasing the frequency, instead, the receiver is
still working well, and is still doing is job, but the voltage gain gets smaller and smaller below
30 dB. Thinking that, above 1 GHz more than one fth of the gain is coming from the LNA, it
means that the SRO is starting to lose is importance. This is principally due to the fact that,
working at 1 GHz and more, each bit becomes shorter than 1 ns in time. It means that the
period of the operating frequency (24 GHz) starts to be comparable with each bit, so when the
oscillation starts in the SRO, during the unstable phase, it will have less and less time to grow
up, and the only way to get an output pulse of 20 mV , it will be to have already a big RF signal
at the input of the circuit (the sensitivity of the receiver becomes small). The main point is
that, if the duration of the unstable phase of the SRR is much much bigger than the period
of the operating frequency, the oscillation has much more time to grow up; and because of the
fact that it grows up exponentially, the total voltage gain and the sensitivity of the circuit can
improve a lot.
In conclusion, the nal circuit works well and the obtained data bit rate is twice bigger than
desired. At 1 GHz the sensitivity is  49 dBm, and considering also the power dissipated into
the ring oscillator, the total energy per bit is 3:38 pJ=bit.Bibliography
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